Quality Evaluation of Digital Soft IP Core for FPGA System

被引：0

作者：

Lei, Dengyun ^{[1
]}

Wang, Li-wei ^{[1
]}

Lin, Jun ^{[1
]}

En, Yunfei ^{[1
]}

机构：

[1] CEPREI Labs, Sci & Technol Reliabil Phys & Applicat Elect Comp, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C) | 2017年

关键词：

IP; quality; reliability; qualification;

D O I：

10.1109/QRS-C.2017.104

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Field Programmable Gate Array (FPGA) system is widely used in deep learning application and cloud system for acceleration. Quality and reliability of IP block is essential to the successful development of today's complex hardware acceleration design. In this paper, we discuss the important issues of quality and reliability of digital soft IP, and propose a qualification measurement system that can evaluate IP quality. The metric system consists of eight categories to characterize IP quality. Based on this indicator system, we propose an IP qualification frameworks. As a case study, the proposed framework has been used to qualify three open source IP cores. The experimental results show that the proposed metric system and qualification framework can not only quantify the quality of IP, but also speed up the certification process and improve the accuracy of the certification results.

引用

页码：583 / 584

页数：2

共 50 条

[21] Conjoining soft-core FPGA processors
Sheldon, David
Kumar, Rakesh
Vahid, Frank
Tullsen, Dean
Lysecky, Roman
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 862 - +
[22] FPGA digital down converter IP for SDR terminals
Girau, G
Martina, M
Molino, A
Terreno, A
Vacca, F
THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1010 - 1014
[23] Design of paper defect extraction IP core based on FPGA
Dang Hongshe
Wang Li
APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 435 - 438
[24] FPGA Design Space Exploration of IDEA Cryptography IP Core
Penumetcha, Dinesh Varma
Xie, Jiafeng
Ren, Saiyu
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[25] IP Core Based on the Kalman Filter Algorithm in the FPGA Implementation
Zhao, Xue
Liu, Quan
Wang, Xiaofei
MANUFACTURING PROCESS AND EQUIPMENT, PTS 1-4, 2013, 694-697 : 1093 - 1097
[26] AN EVALUATION OF SYSTEM QUALITY METRICS FOR HARD-COPY AND SOFT-COPY DISPLAYS OF DIGITAL IMAGERY
BEATON, RJ
MONTY, RW
SNYDER, HL
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 432 : 320 - 328
[27] The digital quality evaluation system of elbow flowmeter
Liu, Weimin
Zheng, Aiyun
Huo, Ping
Lu, Chunguang
EQUIPMENT MANUFACTURING TECHNOLOGY AND AUTOMATION, PTS 1-3, 2011, 317-319 : 1132 - 1135
[28] Performance evaluation of Brands' digital cash system in TCP/IP environment
Teo, PC
Sha'ameri, AZ
Ashourian, M
IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 1298 - 1302
[29] A Comparison and Performance Evaluation of FPGA Soft-cores for Embedded Multi-core Systems
Makni, Mariem
Niar, Small
Baklouti, Mouna
Jmal, Mohamed Wassim
Abid, Mohamed
PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, : 154 - 159
[30] XML Schema Based Qualification of Soft IP Core
Wang, Li-Wei
Luo, Hong-Wei
INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2012, 15 (12B): : 5693 - 5702

← 1 2 3 4 5 →