共 50 条
- [11] Comparative Evaluation of FPGA and ASIC Implementations of Bufferless and Buffered Routing Algorithms for On-Chip Networks PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 470 - 479
- [13] On the Capacity of Bufferless Networks-on-Chip 2012 50TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON), 2012, : 770 - 777
- [15] Efficient Congestion-Aware Scheme for Wireless On-Chip Networks 2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 742 - 749
- [16] Novel metric for load balance and congestion reducing in network on-chip Scalable Computing, 2020, 21 (02): : 309 - 321
- [17] NOVEL METRIC FOR LOAD BALANCE AND CONGESTION REDUCING IN NETWORK ON-CHIP SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2020, 21 (02): : 309 - 321
- [18] Exploring Congestion-Aware Methods for Distributing Traffic in On-Chip Networks INNOVATIVE COMPUTING TECHNOLOGY, 2011, 241 : 319 - 327