Novel metric for load balance and congestion reducing in network on-chip

被引:0
|
作者
Aroui A. [1 ]
Benyamina A.E. [1 ]
Boulet P. [2 ]
Benhaoua K. [3 ]
Singh A.K. [4 ]
机构
[1] Computer Science Department, University of Oran
[2] CNRS, University Lille, Centrale Lille, IMT Lille Douai, UMR 9189, CRISTAL, Lille
[3] Computer Science Department, University of Mustapha Stambouli, Mascara
[4] School of Computer Science and Electronic Engineering, University of Essex
来源
Scalable Computing | 2020年 / 21卷 / 02期
关键词
Congestion reducing; Embedded systems; Load balancing; Network on-Chip; Routing;
D O I
10.12694:/scpe.v21i2.1690
中图分类号
学科分类号
摘要
The Network-on-Chip (NoC) is an alternative pattern that is considered as an emerging technology for distributed embedded systems. The traditional use of multi-cores in computing increase the calculation performance; but affect the network communication causing congestion on nodes which therefore decrease the global performance of the NoC. To alleviate this problematic phenomenon, several strategies were implemented, to reduce or prevent the occurrence of congestion, such as network status metrics, new routing algorithm, packets injection control, and switching strategies. In this paper, we carried out a study on congestion in a 2D mesh network, through various detailed simulations. Our focus was on the most used congestion metrics in NoC. According to our experiments and performed simulations under different traffic scenarios, we found that these metrics are less representative, less significant and yet they do not give a true overview of reading within the NoC nodes at a given cycle. Our study shows that the use of other complementary information regarding the state of nodes and network traffic flow in the design of a novel metric, can really improve the results. In this paper, we put forward a novel metric that takes into account the overall operating state of a router in the design of adaptive XY routing algorithm, aiming to improve routing decisions and network performance. We compare the throughput, latency, resource utilization, and congestion occurrence of proposed metric to three published metrics on two specific traffic patterns in a varied packets injection rate. Our results indicate that our novel metric-based adaptive XY routing has overcome congestion and significantly improve resource utilization through load balancing; achieving an average improvement rate up to 40 % compared to adaptive XY routing based on the previous congestion metrics. © 2020, West University of Timisoara.
引用
收藏
页码:309 / 321
页数:12
相关论文
共 50 条
  • [1] NOVEL METRIC FOR LOAD BALANCE AND CONGESTION REDUCING IN NETWORK ON-CHIP
    Aroui, Abdelkader
    Benyamina, Abou Elhassan
    Boulet, Pierre
    Benhaoua, Kamel
    Singh, Amit Kumar
    SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2020, 21 (02): : 309 - 321
  • [2] Cbufferless: A Novel Congestion Control for Bufferless Networks On-Chip
    Yan, Jili
    Lin, Xiaola
    Lai, Guoming
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER SCIENCE AND ENGINEERING (CSE 2013), 2013, 42 : 148 - 151
  • [3] Regional Congestion Awareness for Load Balance in Networks-on-Chip
    Gratz, Paul
    Grot, Boris
    Keckler, Stephen W.
    2008 IEEE 14TH INTERNATIONAL SYMPOSIUM ON HIGH PEFORMANCE COMPUTER ARCHITECTURE, 2008, : 186 - +
  • [4] Load distribution with the proximity congestion awareness in a network on chip
    Nilsson, E
    Millberg, M
    Öberg, J
    Jantsch, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1126 - 1127
  • [5] Spidergon: a novel on-chip communication network
    Coppola, M
    Locatelli, R
    Maruccia, G
    Pieralisi, L
    Scandurra, A
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 15 - 15
  • [6] GCA: Global Congestion Awareness for Load Balance in Networks-on-Chip
    Ramakrishna, Mukund
    Gratz, Paul V.
    Sprintson, Alexander
    2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013), 2013,
  • [7] GCA:Global Congestion Awareness for Load Balance in Networks-on-Chip
    Ramakrishna, Mukund
    Kodati, Vamsi Krishna
    Gratz, Paul V.
    Sprintson, Alexander
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (07) : 2022 - 2035
  • [8] FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers
    Kim, Gwangsun
    Kim, John
    Yoo, Sungjoo
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 936 - 941
  • [9] GLB - Efficient Global Load Balancing Method for Moderating Congestion in On-Chip Networks
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Plosila, Juha
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [10] Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip
    Yan, Jili
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (02): : 567 - 587