共 50 条
- [1] Deflection aware congestion control mechanism for bufferless on-chip networks Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2015, 27 (03): : 542 - 547
- [2] A novel distributed congestion control for bufferless network-on-chip JOURNAL OF SUPERCOMPUTING, 2014, 68 (02): : 849 - 866
- [3] A novel distributed congestion control for bufferless network-on-chip The Journal of Supercomputing, 2014, 68 : 849 - 866
- [4] A Case for Bufferless Routing in On-Chip Networks ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 196 - 207
- [7] Extending Bufferless On-Chip Networks to High-Throughput Workloads 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 9 - 16
- [8] DAReS: Deflection Aware Rerouting between Subnetworks in Bufferless On-Chip Networks PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 211 - 216
- [9] Dual Congestion Awareness Scheme in On-Chip Networks 2012 IEEE 3RD INTERNATIONAL CONFERENCE ON NETWORKED EMBEDDED SYSTEMS FOR EVERY APPLICATION (NESEA), 2012,
- [10] Low-Cost Port Allocation Scheme for Minimizing Deflections in Bufferless On-Chip Networks 2013 21ST TELECOMMUNICATIONS FORUM (TELFOR), 2013, : 357 - 360