Novel metric for load balance and congestion reducing in network on-chip

被引:0
|
作者
Aroui A. [1 ]
Benyamina A.E. [1 ]
Boulet P. [2 ]
Benhaoua K. [3 ]
Singh A.K. [4 ]
机构
[1] Computer Science Department, University of Oran
[2] CNRS, University Lille, Centrale Lille, IMT Lille Douai, UMR 9189, CRISTAL, Lille
[3] Computer Science Department, University of Mustapha Stambouli, Mascara
[4] School of Computer Science and Electronic Engineering, University of Essex
来源
Scalable Computing | 2020年 / 21卷 / 02期
关键词
Congestion reducing; Embedded systems; Load balancing; Network on-Chip; Routing;
D O I
10.12694:/scpe.v21i2.1690
中图分类号
学科分类号
摘要
The Network-on-Chip (NoC) is an alternative pattern that is considered as an emerging technology for distributed embedded systems. The traditional use of multi-cores in computing increase the calculation performance; but affect the network communication causing congestion on nodes which therefore decrease the global performance of the NoC. To alleviate this problematic phenomenon, several strategies were implemented, to reduce or prevent the occurrence of congestion, such as network status metrics, new routing algorithm, packets injection control, and switching strategies. In this paper, we carried out a study on congestion in a 2D mesh network, through various detailed simulations. Our focus was on the most used congestion metrics in NoC. According to our experiments and performed simulations under different traffic scenarios, we found that these metrics are less representative, less significant and yet they do not give a true overview of reading within the NoC nodes at a given cycle. Our study shows that the use of other complementary information regarding the state of nodes and network traffic flow in the design of a novel metric, can really improve the results. In this paper, we put forward a novel metric that takes into account the overall operating state of a router in the design of adaptive XY routing algorithm, aiming to improve routing decisions and network performance. We compare the throughput, latency, resource utilization, and congestion occurrence of proposed metric to three published metrics on two specific traffic patterns in a varied packets injection rate. Our results indicate that our novel metric-based adaptive XY routing has overcome congestion and significantly improve resource utilization through load balancing; achieving an average improvement rate up to 40 % compared to adaptive XY routing based on the previous congestion metrics. © 2020, West University of Timisoara.
引用
收藏
页码:309 / 321
页数:12
相关论文
共 50 条
  • [41] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [42] On-chip cellomics: Constructive understanding of multicellular network using on-chip cellomics technology
    Yasuda, Kenji
    Japanese Journal of Applied Physics, 2012, 51 (8 PART 4)
  • [43] On-Chip Cellomics: Constructive Understanding of Multicellular Network Using On-Chip Cellomics Technology
    Yasuda, Kenji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (08)
  • [44] A new on-chip interconnection network for System-on-Chip
    Liu Youyao
    Han Jungang
    Du Huimin
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 532 - +
  • [45] Efficient Regional Congestion Awareness(ERCA) for Load Balance with Aggregated Congestion Information
    Xu, Sheng
    Wu, Jie
    Fu, Binzhang
    Chen, Mingyu
    Zhang, Lixin
    2017 25TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2017), 2017, : 93 - 99
  • [46] Characterizing the cell EIB on-chip network
    Ainsworth, Thomas William
    Pinkston, Timothy Mark
    IEEE MICRO, 2007, 27 (05) : 6 - 14
  • [47] Fast Arbiters for On-Chip Network Switches
    Dimitrakopoulos, Giorgos
    Chrysos, Nikos
    Galanopoulos, Kostas
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 664 - +
  • [48] Design and implementation of the Quarc Network on-Chip
    Moadeli, M.
    Maji, P. P.
    Vanderbauwhede, W.
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2882 - +
  • [49] Implementation and evaluation of on-chip network architectures
    Gratz, Paul
    Kim, Changkyu
    McDonald, Rober
    Keckler, Stephen W.
    Burger, Doug
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 477 - +
  • [50] A Self-Routing on-Chip Network
    Oruc, A. Yavuz
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (05) : 1229 - 1239