共 50 条
- [32] A novel process-variation insensitive network for on-chip impedance matching IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 43 - 46
- [34] Delay Metric for On-Chip RLCG Interconnect for Arbitrary input PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 369 - 372
- [35] FACARS: A Novel Fully Adaptive Congestion Aware Routing Scheme for Network on Chip 2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 93 - 98
- [36] Analysis of a Network Interface for an On-Chip Network Architecture INTELLIGENT TECHNOLOGIES: DESIGN AND APPLICATIONS FOR SOCIETY, CITIS 2022, 2023, 607 : 72 - 80
- [37] Design and Implementation of On-chip Adaptive Router with Predictor for Regional Congestion 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 22 - 27
- [38] Efficient Congestion-Aware Scheme for Wireless On-Chip Networks 2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 742 - 749
- [39] Deflection aware congestion control mechanism for bufferless on-chip networks Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2015, 27 (03): : 542 - 547