Novel metric for load balance and congestion reducing in network on-chip

被引:0
|
作者
Aroui A. [1 ]
Benyamina A.E. [1 ]
Boulet P. [2 ]
Benhaoua K. [3 ]
Singh A.K. [4 ]
机构
[1] Computer Science Department, University of Oran
[2] CNRS, University Lille, Centrale Lille, IMT Lille Douai, UMR 9189, CRISTAL, Lille
[3] Computer Science Department, University of Mustapha Stambouli, Mascara
[4] School of Computer Science and Electronic Engineering, University of Essex
来源
Scalable Computing | 2020年 / 21卷 / 02期
关键词
Congestion reducing; Embedded systems; Load balancing; Network on-Chip; Routing;
D O I
10.12694:/scpe.v21i2.1690
中图分类号
学科分类号
摘要
The Network-on-Chip (NoC) is an alternative pattern that is considered as an emerging technology for distributed embedded systems. The traditional use of multi-cores in computing increase the calculation performance; but affect the network communication causing congestion on nodes which therefore decrease the global performance of the NoC. To alleviate this problematic phenomenon, several strategies were implemented, to reduce or prevent the occurrence of congestion, such as network status metrics, new routing algorithm, packets injection control, and switching strategies. In this paper, we carried out a study on congestion in a 2D mesh network, through various detailed simulations. Our focus was on the most used congestion metrics in NoC. According to our experiments and performed simulations under different traffic scenarios, we found that these metrics are less representative, less significant and yet they do not give a true overview of reading within the NoC nodes at a given cycle. Our study shows that the use of other complementary information regarding the state of nodes and network traffic flow in the design of a novel metric, can really improve the results. In this paper, we put forward a novel metric that takes into account the overall operating state of a router in the design of adaptive XY routing algorithm, aiming to improve routing decisions and network performance. We compare the throughput, latency, resource utilization, and congestion occurrence of proposed metric to three published metrics on two specific traffic patterns in a varied packets injection rate. Our results indicate that our novel metric-based adaptive XY routing has overcome congestion and significantly improve resource utilization through load balancing; achieving an average improvement rate up to 40 % compared to adaptive XY routing based on the previous congestion metrics. © 2020, West University of Timisoara.
引用
收藏
页码:309 / 321
页数:12
相关论文
共 50 条
  • [31] Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network
    Wang, Xin
    Nurmi, Jari
    VLSI DESIGN, 2007,
  • [32] A novel process-variation insensitive network for on-chip impedance matching
    Chen, F
    Weber, RJ
    IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 43 - 46
  • [33] Simple fault-tolerant method to balance load in network-on-chip
    Xie, Ruilian
    Cai, Jueping
    Xin, Xin
    ELECTRONICS LETTERS, 2016, 52 (10) : 814 - 816
  • [34] Delay Metric for On-Chip RLCG Interconnect for Arbitrary input
    Maheshwari, V.
    Jadav, H.
    Majumdar, S.
    Rakshit, J.
    Kar, R.
    Mandal, D.
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 369 - 372
  • [35] FACARS: A Novel Fully Adaptive Congestion Aware Routing Scheme for Network on Chip
    Touati, Habib Chawki
    Boutekkouk, Fateh
    2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 93 - 98
  • [36] Analysis of a Network Interface for an On-Chip Network Architecture
    Ojeda, Byron
    Saenz, Mayerly
    Alulema, Veronica
    Alulema, Darwin
    INTELLIGENT TECHNOLOGIES: DESIGN AND APPLICATIONS FOR SOCIETY, CITIS 2022, 2023, 607 : 72 - 80
  • [37] Design and Implementation of On-chip Adaptive Router with Predictor for Regional Congestion
    Taniguchi, Masakazu
    Matsutani, Hiroki
    Yamasaki, Nobuyuki
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 22 - 27
  • [38] Efficient Congestion-Aware Scheme for Wireless On-Chip Networks
    Rezaei, Amin
    Daneshtalab, Masoud
    Palesi, Maurizio
    Zhao, Danella
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 742 - 749
  • [39] Deflection aware congestion control mechanism for bufferless on-chip networks
    Fang, Juan
    Yao, Zhicheng
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2015, 27 (03): : 542 - 547
  • [40] Architecting a congestion pre-avoidance and load-balanced wireless network-on-chip
    Sun, Chenglong
    Ouyang, Yiming
    Liang, Huaguo
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2022, 161 : 143 - 154