Characterization of Flicker Noise in Dual Material Gate Silicon Nanowire Transistors

被引:0
|
作者
Anandan, P. [1 ]
Saranya, V. [1 ]
Mohankumar, N. [1 ]
机构
[1] SKP Engn Coll, Tiruvannamalai 606611, Tamil Nadu, India
关键词
Silicon Nanowire Transistor; Flicker Noise; Power Spectral Density; Dual Material Gate; SOI MOSFET;
D O I
10.1166/jno.2017.1829
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper the effect of flicker noise on the performance of Dual Material Gate Silicon Nanowire Transistor is investigated. Gate engineering in the Silicon Nanowire Transistor have a strong impact on Flicker noise. The spectral density of flicker noise for Dual Material Gate Silicon Nanowire Transistor as a function of various parameters like gate to source voltage, frequency, drain current, drain to source voltage, and different gate length for different drain voltages is observed. The simulation results of Dual Material Gate Silicon Nanowire Transistor are compared with single gate Silicon Nanowire Transistors for improved performance.
引用
收藏
页码:72 / 75
页数:4
相关论文
共 50 条
  • [31] GATE DIELECTRIC-DEPENDENT FLICKER NOISE IN METAL-OXIDE-SEMICONDUCTOR TRANSISTORS
    WONG, H
    CHENG, YC
    JOURNAL OF APPLIED PHYSICS, 1990, 67 (02) : 863 - 867
  • [32] Coulomb oscillations effect in dual gate controlled silicon nanowire
    Zhang Xian-Gao
    Fang Zhong-Hui
    Chen Kun-Ji
    Qian Xin-Ye
    Liu Guang-Yuan
    Xu Jun
    Huang Xin-Fan
    He Fei
    ACTA PHYSICA SINICA, 2011, 60 (02)
  • [33] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao Dong
    Ming Li
    Wanrong Zhang
    Yuancheng Yang
    Gong Chen
    Shuang Sun
    Jianing Wang
    Xiaoyan Xu
    Xia An
    Science China Information Sciences, 2020, 63
  • [34] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Dong, Xiaoqiao
    Li, Ming
    Zhang, Wanrong
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Wang, Jianing
    Xu, Xiaoyan
    An, Xia
    SCIENCE CHINA-INFORMATION SCIENCES, 2020, 63 (10)
  • [35] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao DONG
    Ming LI
    Wanrong ZHANG
    Yuancheng YANG
    Gong CHEN
    Shuang SUN
    Jianing WANG
    Xiaoyan XU
    Xia AN
    Science China(Information Sciences), 2020, 63 (10) : 288 - 290
  • [36] DUAL-GATE SILICON PERMEABLE-BASE TRANSISTORS BUILT ON LPVPE-GROWN MATERIAL
    GRUHLE, A
    VESCAN, L
    BENEKING, H
    ELECTRONICS LETTERS, 1987, 23 (09) : 447 - 449
  • [37] Flicker Noise in Bilayer Graphene Transistors
    Shao, Qinghui
    Liu, Guanxiong
    Teweldebrhan, Desalegne
    Balandin, Alexander A.
    Runryantsev, Sergey
    Shur, Michael S.
    Yan, Dona
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) : 288 - 290
  • [38] Dual-Gate and Gate-All-Around Polycrystalline Silicon Nanowires Field Effect Transistors: Simulation and Characterization
    Salaun, A-C.
    Le Borgne, B.
    Pichon, L.
    THIN FILM TRANSISTOR TECHNOLOGIES 14 (TFTT 14), 2018, 86 (11): : 79 - 88
  • [39] Noise Spectroscopy of Traps in Silicon Nanowire Field-Effect Transistors
    Pud, S.
    Li, J.
    Petrychuk, M.
    Feste, S.
    Offenhaeusser, A.
    Mantl, S.
    Vitusevich, S.
    2011 21ST INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2011, : 242 - 245
  • [40] Performance Analysis And Threshold Voltage Modeling Of Surrounding Gate Silicon Nanowire Transistors
    Manohari, M. Regila
    Pandian, M. Karthigai
    Balamurugan, N. B.
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,