Design and Verification for Data Acquisition Interface ADC_USB IP Core

被引:0
|
作者
Ling, Bo [1 ]
Li, Zheying [2 ]
Zhang, Shaozhen [1 ]
机构
[1] Beijing Jiaotong Univ, Sch Elect & Informat Engn, Beijing 100044, Peoples R China
[2] Beijing Union Univ, Coll Informat, Beijing 100101, Peoples R China
基金
中国国家自然科学基金;
关键词
USB; ADC; Verilog HDL; IP core;
D O I
10.1016/j.proeng.2012.01.026
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
A series of portable mass storage devices are arising due to the effective support from USB interface for its special features, such as easy to use, high-speed and low power. ADC_USB IP core is to achieve data acquisition and efficient data transfer to PC. The USB bus protocol and communication principle is introduced firstly. Then the design and verification of ADC_USB IP core are discussed in detail. In addition, data streams and transport are analyzed in detail. Modules of ADC_USB protocol controller are designed with Verilog HDL. The design is synthesized with Quartus tool and verified by FPGA. (C) 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University of Science and Technology
引用
收藏
页码:699 / 704
页数:6
相关论文
共 50 条
  • [31] RETRACTED: CAN Data Acquisition and Calibration System Based on USB Interface (Retracted Article)
    Wu Yan
    Wang Li-fang
    Liao Cheng-lin
    2010 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2010,
  • [32] The design and realization of data exchange protocol based on interface of USB 2.0
    Shan Yanhu
    Zhen Guoyong
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3598 - 3601
  • [33] Integration and verification case of IP-core based system on chip design
    胡越黎
    周谌
    Journal of Shanghai University(English Edition), 2010, 14 (05) : 349 - 353
  • [34] Verification of Ethernet IP Core MAC Design Using Deterministic Test Methodology
    Assaf, Mansour H.
    Das, Sunil R.
    Hermas, Wael
    Petriu, Emil M.
    Biswas, Satyendra
    2008 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2008, : 1669 - +
  • [35] Design and Implementation of a Test Coverage Algorithm for Verification and Validation of a processor IP Core
    Kumar, Prasanna N.
    Yellampalli, Siva
    Chetwani, Rajiv R.
    PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2016, : 652 - 656
  • [36] Integration and verification case of IP-core based system on chip design
    胡越黎
    周谌
    Advances in Manufacturing, 2010, (05) : 349 - 353
  • [37] Design of laser echo data acquisition system based on USB2.0
    Shang Fuzhou
    Song Yong
    Hao Qun
    Zhang Kai
    Li Meinan
    Zhang Wenlong
    SEMICONDUCTOR LASERS AND APPLICATIONS V, 2012, 8552
  • [38] Real Time Alert Data Acquisition system Using Dynamic IP Embedded Webserver by USB Modem
    Patil, Vaishali U.
    Kapur, Avichal R.
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL(ICAC3'15), 2015, 49 : 187 - 193
  • [39] Study on system verification of USB2.0 interface protocol control chip hardware design
    Xiaoping, B.
    Shen, Lei
    2007 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, 2007, : 332 - 336
  • [40] Pulse-Width-Modulating Biosignal ADC for Rapid ASIC Design and IP Core Reuse
    Rieger, Robert
    Ou, Shi-Hao
    IEEE DESIGN & TEST, 2016, 33 (04) : 49 - 60