Design and Verification for Data Acquisition Interface ADC_USB IP Core

被引：0

作者：

Ling, Bo ^{[1
]}

Li, Zheying ^{[2
]}

Zhang, Shaozhen ^{[1
]}

机构：

[1] Beijing Jiaotong Univ, Sch Elect & Informat Engn, Beijing 100044, Peoples R China

[2] Beijing Union Univ, Coll Informat, Beijing 100101, Peoples R China

来源：

2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING | 2012年 / 29卷

基金：

中国国家自然科学基金;

关键词：

USB; ADC; Verilog HDL; IP core;

D O I：

10.1016/j.proeng.2012.01.026

中图分类号：

TH [机械、仪表工业];

学科分类号：

0802 ;

摘要：

A series of portable mass storage devices are arising due to the effective support from USB interface for its special features, such as easy to use, high-speed and low power. ADC_USB IP core is to achieve data acquisition and efficient data transfer to PC. The USB bus protocol and communication principle is introduced firstly. Then the design and verification of ADC_USB IP core are discussed in detail. In addition, data streams and transport are analyzed in detail. Modules of ADC_USB protocol controller are designed with Verilog HDL. The design is synthesized with Quartus tool and verified by FPGA. (C) 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University of Science and Technology

引用

页码：699 / 704

页数：6

共 50 条

[41] FPGA-Based Multi Protocol Data Acquisition System with High Speed USB Interface
Thanee, S.
Somkuarnpanit, S.
Saetang, K.
INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1196 - +
[42] Implementation of Multi-Protocol, Data Acquisition With High Speed USB Interface, Using FPGA
Thanee, S.
Somkuarnpanit, S.
Khuntaweetep, S.
INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 318 - +
[43] Fault-Tolerant Design and Testing of USB2.0 Peripheral Devices IP Core System
Bai, Xiaoping
Wei, Yuanfeng
Tsinghua Science and Technology, 2007, 12 (SUPPL. 1): : 197 - 201
[44] Design and verification for a configurable memory controller- memory interface socket soft IP
Lee, K.-B.
Jen, C.-W.
2001, Chinese Institute of Electrical Engineering (08):
[45] Design and application of counter's interface IP core based on Avalon bus
Wu, Huazhu
Zhang, Chunguang
Luo, Naihao
Sensors and Transducers, 2013, 159 (11): : 185 - 189
[46] Design and Verification Flow of Multi-stage Sigma-delta ADC Digital Core
Skripnichenko, Maksim N.
Lipatov, Ivan A.
Belyaev, Andrey A.
PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 2020 - 2024
[47] Design and Implementation of Multifunctional Virtual Oscilloscope Using USB Data-Acquisition Card
Gong, Ping
Zhou, Wei
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 3245 - 3249
[48] Design of data acquisition interface for the vibration string pressure sensor
Qian, Zhan
Cejing Jishu/Well Logging Technology, 1994, 18 (06):
[49] Design And Implementation Of Embedded Data Acquisition System Based On USB And Flash Multimediacard Memory
Zhang, Zhiyong
Lu, Tiejun
Chu, Xiaobin
Zhang, Yamin
ICDS 2008: SECOND INTERNATIONAL CONFERENCE ON THE DIGITAL SOCIETY, PROCEEDINGS, 2008, : 31 - +
[50] Design of Embedded Network Interface of Data Acquisition Based on FPGA
Liu, Song
2010 INTERNATIONAL CONFERENCE ON INFORMATION, ELECTRONIC AND COMPUTER SCIENCE, VOLS 1-3, 2010, : 1675 - 1678

← 1 2 3 4 5 →