Device Structural Effects on Negative-Capacitance FETs

被引：0
|
作者：
Su, Pin [1 ]
You, Wei-Xiang
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源：
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper discusses several device structural effects on negative-capacitance FETs (NCFETs) with emphasis on the wide-range average subthreshold swing. We point out and explain the intrinsic difference between SOI and double-gate 2D NCFETs. The impact of drain coupling on the NC effect and its implication on the design of short-channel NC-FinFETs are also addressed.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Effects of the Variation of VGS Sweep Range on the Performance of Negative Capacitance FETs
    Zhou, Jiuren
    Han, Genquan
    Li, Jing
    Liu, Yan
    Peng, Yue
    Zhang, Jincheng
    Sun, Qing-Qing
    Zhang, David Wei
    Hao, Yue
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (04) : 618 - 621
  • [32] Nonhysteretic Condition in Negative Capacitance Junctionless FETs
    Rassekh, Amin
    Jazaeri, Farzan
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (02) : 820 - 826
  • [33] Experimental Investigation of Fundamentals of Negative Capacitance FETs
    Han, Genquan
    Zhou, Jiuren
    Liu, Yan
    Li, Jing
    Peng, Yue
    Hao, Yue
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [34] Impact of Multi-Domain Interaction on ON-State Characteristics of MFIS-Type 2D Negative-Capacitance FETs
    Lu, Po-Sheng
    Lin, Chia-Chen
    Su, Pin
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [35] Mitigating DIBL and Short-Channel Effects for III-V FinFETs With Negative-Capacitance Effects
    Huang, Shih-En
    You, Wei-Xiang
    Su, Pin
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 65 - 71
  • [36] Investigation of device-circuit for negative capacitance vertical nanowire FETs based on SPICE model
    Huang, Weixing
    Zhu, Huilong
    Jia, Kunpeng
    Wu, Zhenhua
    Yin, Xiaogen
    Huo, Qiang
    Zhang, Yongkui
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (08)
  • [37] Fabrication of High-Gain CMOS Inverter Based on Ambipolar WSe2 Negative-Capacitance FETs With Ferroelectric HfZrAlO as Gate Dielectric
    Tao, Xinge
    Jiang, Weichao
    Liu, Lu
    Xu, Jing-Ping
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 2203 - 2209
  • [38] Analytical Modeling of Short-Channel Effects in MFIS Negative-Capacitance FET Including Quantum Confinement Effects
    Pandey, Nilesh
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4757 - 4764
  • [39] Negative-Capacitance FinFET Inverter, Ring Oscillator, SRAM Cell, and Ft
    Li, Kai-Shin
    Wei, Yun-Jie
    Chen, Yi-Ju
    Chiu, Wen-Cheng
    Chen, Hsiu-Chih
    Lee, Min-Hung
    Chiu, Yu-Fan
    Hsueh, Fu-Kuo
    Wu, Bo-Wei
    Chen, Pin-Guang
    Lai, Tung-Yan
    Chen, Chun-Chi
    Shieh, Jia-Min
    Yeh, Wen-Kuan
    Salahuddin, Sayeef
    Hu, Chenming
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [40] Negative-Capacitance FinFETs: Numerical Simulation, Compact Modeling and Circuit Evaluation
    Duarte, J. P.
    Lin, Y-K
    Liao, Y-H
    Sachid, A.
    Kao, M-Y
    Agarwal, H.
    Kushwaha, P.
    Chatterjee, K.
    Kwon, D.
    Chang, H-L
    Salahuddin, S.
    Hu, C.
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 123 - 128
12345