Device Structural Effects on Negative-Capacitance FETs

被引：0
|
作者：
Su, Pin [1 ]
You, Wei-Xiang
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源：
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper discusses several device structural effects on negative-capacitance FETs (NCFETs) with emphasis on the wide-range average subthreshold swing. We point out and explain the intrinsic difference between SOI and double-gate 2D NCFETs. The impact of drain coupling on the NC effect and its implication on the design of short-channel NC-FinFETs are also addressed.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET
    Lin, Hung-Han
    Hu, Vita Pi-Ho
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 241 - 246
  • [22] Device Simulation of Negative-Capacitance Field-Effect Transistors With a Ferroelectric Gate Insulator
    Hattori, Junichi
    Ikegami, Tsutomu
    Fukuda, Koichi
    Ota, Hiroyuki
    Migita, Shinji
    Asai, Hidehiro
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 214 - 219
  • [23] Analysis of Drain-Induced Barrier Rising in Short-Channel Negative-Capacitance FETs and Its Applications
    Seo, Junbeom
    Lee, Jaehyun
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1793 - 1798
  • [24] Negative Differential Resistance in Negative Capacitance FETs
    Zhou, Jiuren
    Han, Genquan
    Li, Jing
    Liu, Yan
    Peng, Yue
    Zhang, Jincheng
    Sun, Qing-Qing
    Zhang, David Wei
    Hao, Yue
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (04) : 622 - 625
  • [25] Impact of Self-Heating on Negative-Capacitance FinFET: Device-Circuit Interaction
    Prakash, Om
    Pahwa, Girish
    Dabhi, Chetan K.
    Chauhan, Yogesh S.
    Amrouch, Hussam
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1420 - 1424
  • [26] Negative drain-induced barrier lowering and negative differential resistance effects in negative-capacitance transistors
    Yu, Tianyu
    Lu, Weifeng
    Zhao, Zhifeng
    Si, Peng
    Zhang, Kai
    MICROELECTRONICS JOURNAL, 2021, 108
  • [27] Design Space of Negative Capacitance in FETs
    Rassekh, Amin
    Jazaeri, Farzan
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 236 - 243
  • [28] Negative Capacitance Carbon Nanotube FETs
    Srimani, Tathagata
    Hills, Gage
    Bishop, Mindy D.
    Radhakrishna, Ujwal
    Zubair, Ahmad
    Park, Rebecca S.
    Stein, Yosi
    Palacios, Tomas
    Antoniadis, Dimitri
    Shulaker, Max M.
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (02) : 304 - 307
  • [29] Device simulation of negative-capacitance field-effect transistors with a uniaxial ferroelectric gate insulator
    Hattori, Junichi
    Ikegami, Tsutomu
    Fukuda, Koichi
    Ota, Hiroyuki
    Migita, Shinji
    Asai, Hidehiro
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2020, 11 (02): : 145 - 156
  • [30] Intrinsic Difference Between 2-D Negative-Capacitance FETs With Semiconductor-on-Insulator and Double-Gate Structures
    You, Wei-Xiang
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4196 - 4201
12345