Device Structural Effects on Negative-Capacitance FETs

被引：0
|
作者：
Su, Pin [1 ]
You, Wei-Xiang
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源：
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper discusses several device structural effects on negative-capacitance FETs (NCFETs) with emphasis on the wide-range average subthreshold swing. We point out and explain the intrinsic difference between SOI and double-gate 2D NCFETs. The impact of drain coupling on the NC effect and its implication on the design of short-channel NC-FinFETs are also addressed.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Device Structural Effects, SPICE Modeling and Circuit Evaluation for Negative-Capacitance FETs
    Su, Pin
    You, Wei-Xiang
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [2] Guiding the design of negative-capacitance FETs
    Thomas, Stuart
    NATURE ELECTRONICS, 2020, 3 (02) : 72 - 72
  • [3] Guiding the design of negative-capacitance FETs
    Stuart Thomas
    Nature Electronics, 2020, 3 : 72 - 72
  • [4] Biaxial Strain based Performance Modulation of Negative-Capacitance FETs
    Kim, Moonhoi
    Seo, Junbeom
    Shin, Mincheol
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 318 - 322
  • [5] Electrostatic Integrity in Negative-Capacitance FETs - A Subthreshold Modeling Approach
    Su, Pin
    You, Wei-Xiang
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [6] Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances
    Liang, Yuhua
    Zhu, Zhangming
    Li, Xueqing
    Gupta, Sumeet Kumar
    Datta, Suman
    Narayanan, Vijaykrishnan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (12) : 2855 - 2860
  • [7] Switching-Speed Limitations of Ferroelectric Negative-Capacitance FETs
    Yuan, Zhi Cheng
    Rizwan, Shahriar
    Wong, Michael
    Holland, Kyle
    Anderson, Sam
    Hook, Terence B.
    Kienle, Diego
    Gadelrab, Serag
    Gudem, Prasad S.
    Vaidyanathan, Mani
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 4046 - 4052
  • [8] Compact Modeling of Negative-Capacitance FDSOI FETs for Circuit Simulations
    Dabhi, Chetan Kumar
    Parihar, Shivendra Singh
    Dasgupta, Avirup
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2710 - 2716
  • [9] Impact of Contact Resistance on 2D Negative-Capacitance FETs
    Lu, Po-Sheng
    You, Wei-Xiang
    Su, Pin
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 187 - 189
  • [10] Evaluation of sweep modes for switch response on ferroelectric negative-capacitance FETs
    Chen, Kuan-Ting
    Chou, Yu-Chen
    Siang, Gao-Yu
    Chen, Hong-Yu
    Lo, Chieh
    Liao, Chun-Yu
    Chang, Shu-Tong
    Lee, Min-Hung
    APPLIED PHYSICS EXPRESS, 2019, 12 (07)
12345