Evaluation of sweep modes for switch response on ferroelectric negative-capacitance FETs

被引：5
|
作者：
Chen, Kuan-Ting [1 ,2 ]
Chou, Yu-Chen [1 ]
Siang, Gao-Yu [1 ]
Chen, Hong-Yu [1 ]
Lo, Chieh [1 ]
Liao, Chun-Yu [1 ]
Chang, Shu-Tong [2 ]
Lee, Min-Hung [1 ]
机构：
[1] Natl Taiwan Normal Univ, Inst Electroopt Sci & Technol, Taipei, Taiwan
[2] Natl Chung Hsing Univ, Dept Elect Engn, Taichung, Taiwan
来源：
APPLIED PHYSICS EXPRESS | 2019年 / 12卷 / 07期
关键词：
Ferroelectricity; -; Capacitance;
D O I：
10.7567/1882-0786/ab2600
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The sweep modes of gate voltages correlate with the characteristics of ferroelectric negative-capacitance field-effect transistors. Both DC steps and AC pulse sweeps are applied to evaluate the switch response and establish a related model. The subthreshold swing (SS) is unchanged in a DC sweep speed range of 640 mu s step(-1) to 267 ms step(-1). An improved SS is obtained using an AC pulse sweep due to its more stimulated charge for polarization by a multiple-pulse trigger, and the related model is presented with the classical spring-mass system concept. (C) 2019 The Japan Society of Applied Physics
引用
收藏
页数：7
相关论文
共 50 条
  • [1] Switching-Speed Limitations of Ferroelectric Negative-Capacitance FETs
    Yuan, Zhi Cheng
    Rizwan, Shahriar
    Wong, Michael
    Holland, Kyle
    Anderson, Sam
    Hook, Terence B.
    Kienle, Diego
    Gadelrab, Serag
    Gudem, Prasad S.
    Vaidyanathan, Mani
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 4046 - 4052
  • [2] Guiding the design of negative-capacitance FETs
    Thomas, Stuart
    NATURE ELECTRONICS, 2020, 3 (02) : 72 - 72
  • [3] Guiding the design of negative-capacitance FETs
    Stuart Thomas
    Nature Electronics, 2020, 3 : 72 - 72
  • [4] Extremely Steep Switch of Negative-Capacitance Nanosheet GAA-FETs and FinFETs
    Lee, M. H.
    Chen, K-T.
    Liao, C-Y.
    Gu, S-S.
    Siang, G-Y.
    Chou, Y-C.
    Chen, H-Y.
    Le, J.
    Hong, R-C.
    Wang, Z-Y.
    Chen, S-Y.
    Chen, P-G.
    Tang, M.
    Lin, Y-D.
    Lee, H-Y.
    Li, K-S.
    Liu, C. W.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [5] Device Structural Effects on Negative-Capacitance FETs
    Su, Pin
    You, Wei-Xiang
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [6] Device Structural Effects, SPICE Modeling and Circuit Evaluation for Negative-Capacitance FETs
    Su, Pin
    You, Wei-Xiang
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [7] Negative-Capacitance FETs for Advanced Nodes: Circuit Performance and Variability Analysis with Ferroelectric Dynamic Switching
    Lin, Yen-Kai
    Wang, Jing
    Okagaki, Takeshi
    Jin, Seonghoon
    Anh-Tuan Pham
    Park, Yonghee
    Kwon, Uihui
    Choi, Woosung
    Kim, Dae Sin
    2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, : 81 - 84
  • [8] Biaxial Strain based Performance Modulation of Negative-Capacitance FETs
    Kim, Moonhoi
    Seo, Junbeom
    Shin, Mincheol
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 318 - 322
  • [9] Electrostatic Integrity in Negative-Capacitance FETs - A Subthreshold Modeling Approach
    Su, Pin
    You, Wei-Xiang
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [10] Investigation of Ferroelectric Granularity for Double-Gate Negative-Capacitance FETs Considering Position and Number Fluctuations
    Fan, Che-Lun
    Tseng, Kuei-Yang
    Liu, You-Sheng
    Su, Pin
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 39 - 40
12345