An advanced low power, high performance, strained channel 65nm technology

被引：0

作者：

Tyagi, S ^{[1
]}

Auth, C ^{[1
]}

Bai, P ^{[1
]}

Curello, G ^{[1
]}

Deshpande, H ^{[1
]}

Gannavaram, S ^{[1
]}

Golonzka, O ^{[1
]}

Heussner, R ^{[1
]}

James, R ^{[1
]}

Kenyon, C ^{[1
]}

Lee, SH ^{[1
]}

Lindert, N ^{[1
]}

Liu, M ^{[1
]}

Nagisetty, R ^{[1
]}

Natarajan, S ^{[1
]}

Parker, C ^{[1
]}

Sebastian, J ^{[1
]}

Sell, B ^{[1
]}

Sivakumar, S ^{[1
]}

St Amour, A ^{[1
]}

Tone, K ^{[1
]}

机构：

[1] Intel Corp, Portland Technol Dev, Hillsboro, OR 97124 USA

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An advanced low power, strained channel, dual poly CMOS 65nm technology with enhanced transistor performance is presented. At 1V and off current of 100nA/um, transistors have record currents of 1.21mA/um and 0.71mA/um for NMOS and PMOS respectively. This industry leading 65nm technology is currently in high volume manufacturing.

引用

页码：1070 / 1072

页数：3

共 50 条

[41] Illumination Optimization for 65nm technology node
Wang, Ching-Heng
Liu, Qingwei
Zhang, Liguo
Hung, Chi-Yuan
PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
[42] Salicidation issue in 65nm technology development
Tan, H.
Tan, P. K.
Hendarto, E.
Toh, S. L.
Wang, Q. F.
Cai, J. L.
Deng, Q.
Ng, T. H.
Goh, Y. W.
Mai, Z. H.
Lam, J.
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 44 - +
[43] Thermal resistance reduction in power MOSFETs integrated in a 65nm SOI technology
Bon, O.
Roig, J.
Morancho, F.
Haendler, S.
Gonnard, O.
Raynaud, C.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 171 - +
[44] Design of a Linear-in-dB Power Detector in 65nm CMOS Technology
Kiela, K.
Jurgo, M.
Navickas, R.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2013, 19 (10) : 91 - 94
[45] Advanced surface cleaning strategy for 65nm CMOS device performance enhancement
Arnaud, F
Bernard, H
Beverina, A
El-Farhane, R
Duriez, B
Barla, K
Levy, D
ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 37 - 40
[46] Low-Leakage and Low-Power Implementation of High-Speed 65nm Logic Gates
Wu, Tsung-Yi
Lu, Liang-Ying
Liang, Cheng-Hsun
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 37 - 40
[47] High performance 25 nm gate CMOSFETs for 65nm node high speed MPUs
Goto, K
Tagawa, Y
Ogta, H
Morioka, H
Pidin, S
Momiyama, Y
Kokura, Y
Inagaki, S
Tamura, N
Hori, M
Mori, T
Kase, M
Hashimoto, K
Kojima, M
Sugii, T
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 623 - 626
[48] Low cost 65nm CMOS platform for Low Power & General Purpose applications
Arnaud, F
Duriez, B
Tavel, B
Pain, L
Todeschini, J
Jurdit, M
Laplanche, Y
Boeuf, F
Salvetti, F
Lenoble, D
Reynard, JP
Wacquant, F
Morin, P
Emonet, N
Barge, D
Bidaud, M
Ceccarelli, D
Vannier, P
Loquet, Y
Leninger, H
Judong, F
Perrot, C
Guilmeau, I
Palla, R
Beverina, A
DeJonghe, V
Broekaart, M
Vachellerie, V
Bianchi, RA
Borot, B
Devoivre, T
Bicaïs, N
Roy, D
Denais, M
Rochereau, K
Difrenza, R
Planes, N
Brut, H
Vishnobulta, L
Reber, D
Stolk, P
Woo, M
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 10 - 11
[49] Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology
Moradi, Farshad
Tuan Vu Cao
Wisland, Dag T.
Aunet, Snorre
Mahmoodi, Hamid
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[50] The ballistic transport and reliability of the SOI and strained-SOI nMOSFETs with 65nm node and beyond technology
Hsieh, E. R.
Chang, Derrick W.
Chung, S. S.
Lin, Y. H.
Tsai, C. H.
Tsai, C. T.
Ma, G. H.
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 120 - +

← 1 2 3 4 5 →