An advanced low power, high performance, strained channel 65nm technology

被引：0

作者：

Tyagi, S ^{[1
]}

Auth, C ^{[1
]}

Bai, P ^{[1
]}

Curello, G ^{[1
]}

Deshpande, H ^{[1
]}

Gannavaram, S ^{[1
]}

Golonzka, O ^{[1
]}

Heussner, R ^{[1
]}

James, R ^{[1
]}

Kenyon, C ^{[1
]}

Lee, SH ^{[1
]}

Lindert, N ^{[1
]}

Liu, M ^{[1
]}

Nagisetty, R ^{[1
]}

Natarajan, S ^{[1
]}

Parker, C ^{[1
]}

Sebastian, J ^{[1
]}

Sell, B ^{[1
]}

Sivakumar, S ^{[1
]}

St Amour, A ^{[1
]}

Tone, K ^{[1
]}

机构：

[1] Intel Corp, Portland Technol Dev, Hillsboro, OR 97124 USA

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An advanced low power, strained channel, dual poly CMOS 65nm technology with enhanced transistor performance is presented. At 1V and off current of 100nA/um, transistors have record currents of 1.21mA/um and 0.71mA/um for NMOS and PMOS respectively. This industry leading 65nm technology is currently in high volume manufacturing.

引用

页码：1070 / 1072

页数：3

共 50 条

[21] High frequency low noise potentialities of down to 65nm technology nodes MOSFETs
Dambrine, G.
Gloria, D.
Scheer, P.
Raynaud, C.
Danneville, F.
Lepilliet, S.
Siligaris, A.
Pailloncy, G.
Martineau, B.
Bouhana, E.
Valentin, R.
GAAS 2005: 13th European Gallium Arsenide and Other Compound Semiconductors Application Symposium, Conference Proceedings, 2005, : 97 - 100
[22] A High Performance Integrated Balun for 60 GHz Application in 65nm CMOS Technology
Ercoli, Mariano
Kraemer, Michael
Dragomirescu, Daniela
Plana, Robert
2010 ASIA-PACIFIC MICROWAVE CONFERENCE, 2010, : 1845 - 1848
[23] A 65nm CMOS SOC technology featuring strained silicon transistors for RF applications
Post, I.
Akbar, M.
Curello, G.
Gannavaram, S.
Hafez, W.
Jalan, U.
Komeyli, K.
Lin, J.
Lindert, N.
Park, J.
Rizk, J.
Sacks, G.
Tsai, C.
Yeh, D.
Bai, P.
Jan, C. -H.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 203 - +
[24] Advanced Cu barrier/seed development for 65nm technology and beyond
Ding, PJ
Gopalraja, P
Fu, JM
Yu, J
Xu, Z
Chen, FS
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 486 - 488
[25] Design of a low power 60GHz OOK receiver in 65nm CMOS technology
Lu, Zhenghao
Feng, Chen
Yu, Xiaopeng
Qin, Yajie
Yeo, Kiat Seng
PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 22 - 24
[26] A Low-Leakage, Hybrid ESD Power Supply Clamp in 65nm CMOS Technology
Elghazali, Mahdi
Sachdev, Manoj
Opal, Ajoy
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
[27] Standby Power Reduction and SRAM Cell Optimization for 65nm Technology
Lakshminarayanan, S.
Joung, J.
Narasimhan, G.
Kapre, R.
Slanina, M.
Tung, J.
Whately, M.
Hou, C-L.
Liao, W-J.
Lin, S-C.
Ma, P-G.
Fan, C-W.
Hsieh, M-C.
Liu, F-C.
Yeh, K-L.
Tseng, W-C.
Lu, S. W.
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 471 - +
[28] Ultra Low Power 6T SRAM Cell Designed On 65nm Low Power Technology Platform Suitable For High Temperature Applications
Liu, Jinhua
Zhou, June
Zhou, Allan
Chen, JinMing
Huang, Stella
Ning, Jay
Yu, ShaoFeng
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 99 - 103
[29] High performance 30nm bulk CMOS for 65nm technology node(CMOS5)
Morifuji, E
Kanda, M
Yanagiya, N
Matsuda, S
Inaba, S
Okano, K
Takahashi, K
Nishigori, M
Tsuno, H
Yamamoto, T
Hiyama, K
Takayanagi, M
Oyamatsu, H
Yamada, S
Noguchi, T
Kakumu, M
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 655 - 658
[30] Design of Low Noise High Speed Novel Dynamic Analog Comparator in 65nm Technology
Majumder, Alak
Das, Monalisa
Nath, Bipasha
Mondal, Abir J.
Bhattacharyya, Bidyut K.
PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2016), 2016, : 115 - 120

← 1 2 3 4 5 →