An advanced low power, high performance, strained channel 65nm technology

被引：0

作者：

Tyagi, S ^{[1
]}

Auth, C ^{[1
]}

Bai, P ^{[1
]}

Curello, G ^{[1
]}

Deshpande, H ^{[1
]}

Gannavaram, S ^{[1
]}

Golonzka, O ^{[1
]}

Heussner, R ^{[1
]}

James, R ^{[1
]}

Kenyon, C ^{[1
]}

Lee, SH ^{[1
]}

Lindert, N ^{[1
]}

Liu, M ^{[1
]}

Nagisetty, R ^{[1
]}

Natarajan, S ^{[1
]}

Parker, C ^{[1
]}

Sebastian, J ^{[1
]}

Sell, B ^{[1
]}

Sivakumar, S ^{[1
]}

St Amour, A ^{[1
]}

Tone, K ^{[1
]}

机构：

[1] Intel Corp, Portland Technol Dev, Hillsboro, OR 97124 USA

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An advanced low power, strained channel, dual poly CMOS 65nm technology with enhanced transistor performance is presented. At 1V and off current of 100nA/um, transistors have record currents of 1.21mA/um and 0.71mA/um for NMOS and PMOS respectively. This industry leading 65nm technology is currently in high volume manufacturing.

引用

页码：1070 / 1072

页数：3

共 50 条

[31] Design of a Low Leakage ESD Clamp for High Voltage Supply in 65nm CMOS Technology
Parthasarathy, Srivatsan
Salcedo, Javier A.
Hajjar, Jean-Jacques
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[32] Advanced Thermal Sensing Circuit and Test Techniques Used in a High Performance 65nm Processor
Duarte, David E.
Taylor, Greg
Wong, Keng L.
Mughal, Usman
Geannopoulos, George
ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 304 - 309
[33] High performance CMOS variability in the 65nm regime and beyond
Nassif, Sani
Bernstein, Kerry
Frank, David J.
Gattiker, Anne
Haensch, Wilfried
Ji, Brian L.
Nowak, Ed
Pearson, Dale
Rohrer, Norman J.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 569 - 571
[34] High-performance circuit design for the RET-enabled 65nm technology node
Liebmann, L
Barish, A
Baum, Z
Bonges, H
Bukofsky, S
Fonseca, C
Halle, S
Northrop, G
Runyon, S
Sigal, L
DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING II, 2004, 5379 : 20 - 29
[35] A low power GPS/Galileo/GLONASS receiver in 65nm CMOS
Kim, Huijung
Choi, Jeong-Hyun
Lee, Sang-Yun
Kim, Taewan
Kim, Jung-woo
Bae, Jong-Dae
Yi, Chaehag
Moon, Hyunwon
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 241 - 244
[36] Peak Power Reduction of a Sensor Network Processor Fabricated with Deeply Depleted Channel Transistors in 65nm Technology
Kawakami, Kentaro
Shiro, Takeshi
Yamasaki, Hironobu
Yoda, Katsuhiro
Fujimoto, Hiroaki
Kawasaki, Kenichi
Watanabe, Yasuhiro
PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 422 - 429
[37] Design of Low Power P-Gated Schmitt Trigger SRAM in 65nm CMOS Technology
Madelo, Dinah Pearl
Tayros, Angeline
Sabarillo, Rochelle
Lowaton, Allenn
Hora, Jefferson
2018 INTERNATIONAL CONFERENCE ON CONTROL, ELECTRONICS, RENEWABLE ENERGY AND COMMUNICATIONS (ICCEREC), 2018, : 189 - 194
[38] An Ultra-Low-Power RF Receiver for IoT Applications using 65nm CMOS Technology
Abdelbadie, Sameh A.
Mikhael, Andrew A.
Helmy, Mostafa M.
Elgharabawy, Bassel A.
Mohieldin, Ahmed N.
2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2018,
[39] An Ultra-Low-Power UWB IR pulse receiver using 65nm CMOS technology
Jazairli, Mohamad Al Kadi
Flandre, Denis
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[40] NoC design and implementation in 65nm technology
Pullini, Antonio
Angiolini, Federico
Meloni, Paolo
Atienza, David
Murali, Srinivasan
Raffo, Luigi
De Micheli, Giovanni
Benini, Luca
NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 273 - +

← 1 2 3 4 5 →