A cost effective 32nm high-k/metal gate CMOS technology for low power applications with single-metal/gate-first process

被引：0

作者：

Chen, X. ^{[1
]}

Samavedam, S. ^{[2
]}

Narayanan, V. ^{[1
]}

Stein, K. ^{[1
]}

Hobbs, C. ^{[2
]}

Baiocco, C. ^{[1
]}

Li, W. ^{[1
]}

Jaeger, D. ^{[1
]}

Zaleski, M. ^{[2
]}

Yang, H. S. ^{[1
]}

Kim, N. ^{[3
]}

Lee, Y. ^{[1
]}

Zhang, D. ^{[2
]}

Kang, L. ^{[2
]}

Chen, J. ^{[3
]}

Zhuang, H. ^{[4
]}

Sheikh, A. ^{[1
]}

Wallner, J. ^{[1
]}

Aquilino, M. ^{[1
]}

Han, J. ^{[4
]}

Jin, Z. ^{[1
]}

Li, J. ^{[1
]}

Massey, G. ^{[1
]}

Kalpat, S. ^{[1
]}

Jha, R. ^{[1
]}

Moumen, N. ^{[1
]}

Mo, R. ^{[1
]}

Kirshnan, S. ^{[1
]}

Wang, X. ^{[1
]}

Chudzik, M. ^{[1
]}

Chowdhury, M. ^{[2
]}

Nair, D. ^{[1
]}

Reddy, C. ^{[2
]}

Teh, Y. W. ^{[3
]}

Kothandaraman, C. ^{[1
]}

Coolbaugh, D. ^{[1
]}

Pandey, S. ^{[3
]}

Tekleab, D. ^{[3
]}

Thean, A. ^{[2
]}

Sherony, M. ^{[1
]}

Lage, C. ^{[2
]}

Sudijono, J. ^{[3
]}

Lindsay, R. ^{[4
]}

Ku, J. H. ^{[5
]}

Khare, M. ^{[1
]}

Steegen, A. ^{[1
]}

机构：

[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12533 USA

[2] Freescale Semicond, Hyderabad, Andhra Pradesh, India

[3] Chartered Semicond Mfg Ltd, Woodland Hills, CA USA

[4] Infineon Technol AG, Neuherberg, Germany

[5] Samsung Elect Co Ltd, Suwon, South Korea

来源：

2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of 0.157 mu m(2). Record NMOS/PMOS drive currents of 1000/575 mu A/mu m, respectively, have been achieved at 1 nA/mu m off-current and 1.1V V-dd with a low cost process. With this high performance transistor, V-dd can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate Vts and superior short channel control has been achieved for both NMOS and PMOS at L-gate=30nm. Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40% Vt mismatch reduction has been shown with the Tinv scaling. Furthermore, it has been shown that the 1/f noise and transistor reliability exceed the technology requirements.

引用

页码：88A / 89A

页数：2

共 50 条

[31] Gate Engineering to Improve Effective Resistance of 28-nm High-k Metal Gate CMOS Devices
Jeong, JinHyuk
Lee, Ho
Kang, DongHae
Kim, SoYoung
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 259 - 264
[32] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B. (dorisb@us.ibm.com), 2005, (Institute of Electrical and Electronics Engineers Inc.):
[33] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B
Kim, YH
Linder, BP
Steen, M
Narayanan, V
Boyd, D
Rubino, J
Chang, L
Sleight, J
Topol, A
Sikorski, E
Shi, L
Wong, K
Babich, K
Zhang, Y
Kirsch, P
Newbury, J
Walker, GF
Carruthers, R
D'Emic, C
Kozlowski, P
Jammy, R
Guarini, KW
Leong, M
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 214 - 215
[34] Low Power Memory Implementation for a GHz plus Dual Core ARM Cortex A9 processor on a High-K Metal Gate 32nm Low Power Process
Yeung, Gus
Hoxey, Paul
Prabhat, Pranay
Chong, Y. K.
O'Driscoll, Dermot
Hawkins, Chris
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 235 - 238
[35] A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications
Jan, C. -H.
Agostinelli, M.
Buehler, M.
Chen, Z. -P.
Choi, S. -J.
Curello, G.
Deshpande, H.
Gannavaram, S.
Hafez, W.
Jalan, U.
Kang, M.
Kolar, P.
Komeyli, K.
Landau, B.
Lake, A.
Lazo, N.
Lee, S. -H.
Leo, T.
Lin, J.
Lindert, N.
Ma, S.
McGill, L.
Meining, C.
Paliwal, A.
Park, J.
Phoa, K.
Post, I.
Pradhan, N.
Prince, M.
Rahman, A.
Rizk, J.
Rockford, L.
Sacks, G.
Schmitz, A.
Tashiro, H.
Tsai, C.
Vandervoorn, P.
Xu, J.
Yang, L.
Yeh, J. -Y.
Yip, J.
Zhang, K.
Zhang, Y.
Bai, P.
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 599 - 602
[36] High Performance 32nm Logic Technology Featuring 2nd Generation High-k plus Metal Gate Transistors
Packan, P.
Akbar, S.
Armstrong, M.
Bergstrom, D.
Brazier, M.
Deshpande, H.
Dev, K.
Ding, G.
Ghani, T.
Golonzka, O.
Han, W.
He, J.
Heussner, R.
James, R.
Jopling, J.
Kenyon, C.
Lee, S-H.
Liu, M.
Lodha, S.
Mattis, B.
Murthy, A.
Neiberg, L.
Neirynck, J.
Pae, S.
Parker, C.
Pipes, L.
Sebastian, J.
Seiple, J.
Sell, B.
Sharma, A.
Sivakumar, S.
Song, B.
St Amour, A.
Tone, K.
Troeger, T.
Weber, C.
Zhang, K.
Luo, Y.
Natarajan, S.
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 611 - +
[37] Large signal microwave performances of high-k metal gate 28 nm CMOS technology
Ouhachi, R.
Pottrain, A.
Ducatteau, D.
Okada, E.
Gloria, D.
Gaquiere, C.
ELECTRONICS LETTERS, 2012, 48 (25) : 1627 - 1629
[38] Integration issues of high-k and metal gate into conventional CMOS technology
Song, SC
Zhang, Z
Huffman, C
Bae, SH
Sim, JH
Kirsch, P
Majhi, P
Moumen, N
Lee, BH
THIN SOLID FILMS, 2006, 504 (1-2) : 170 - 173
[39] Process Technology - High-k Metal-Gate integration
Texas Instruments
Tech. Dig. Int. Electron Meet. IEDM, 2008,
[40] Frequency Dependent TDDB Behaviors and Its Reliability Qualification in 32nm High-k/Metal Gate CMOSFETs
Lee, Kyong Taek
Nam, Jongik
Jin, Minjung
Bae, Kidan
Park, Junekyun
Hwang, Lira
Kim, Jungin
Kim, Hyunjin
Park, Jongwoo
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,

← 1 2 3 4 5 →