A cost effective 32nm high-k/metal gate CMOS technology for low power applications with single-metal/gate-first process

被引：0

作者：

Chen, X. ^{[1
]}

Samavedam, S. ^{[2
]}

Narayanan, V. ^{[1
]}

Stein, K. ^{[1
]}

Hobbs, C. ^{[2
]}

Baiocco, C. ^{[1
]}

Li, W. ^{[1
]}

Jaeger, D. ^{[1
]}

Zaleski, M. ^{[2
]}

Yang, H. S. ^{[1
]}

Kim, N. ^{[3
]}

Lee, Y. ^{[1
]}

Zhang, D. ^{[2
]}

Kang, L. ^{[2
]}

Chen, J. ^{[3
]}

Zhuang, H. ^{[4
]}

Sheikh, A. ^{[1
]}

Wallner, J. ^{[1
]}

Aquilino, M. ^{[1
]}

Han, J. ^{[4
]}

Jin, Z. ^{[1
]}

Li, J. ^{[1
]}

Massey, G. ^{[1
]}

Kalpat, S. ^{[1
]}

Jha, R. ^{[1
]}

Moumen, N. ^{[1
]}

Mo, R. ^{[1
]}

Kirshnan, S. ^{[1
]}

Wang, X. ^{[1
]}

Chudzik, M. ^{[1
]}

Chowdhury, M. ^{[2
]}

Nair, D. ^{[1
]}

Reddy, C. ^{[2
]}

Teh, Y. W. ^{[3
]}

Kothandaraman, C. ^{[1
]}

Coolbaugh, D. ^{[1
]}

Pandey, S. ^{[3
]}

Tekleab, D. ^{[3
]}

Thean, A. ^{[2
]}

Sherony, M. ^{[1
]}

Lage, C. ^{[2
]}

Sudijono, J. ^{[3
]}

Lindsay, R. ^{[4
]}

Ku, J. H. ^{[5
]}

Khare, M. ^{[1
]}

Steegen, A. ^{[1
]}

机构：

[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12533 USA

[2] Freescale Semicond, Hyderabad, Andhra Pradesh, India

[3] Chartered Semicond Mfg Ltd, Woodland Hills, CA USA

[4] Infineon Technol AG, Neuherberg, Germany

[5] Samsung Elect Co Ltd, Suwon, South Korea

来源：

2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of 0.157 mu m(2). Record NMOS/PMOS drive currents of 1000/575 mu A/mu m, respectively, have been achieved at 1 nA/mu m off-current and 1.1V V-dd with a low cost process. With this high performance transistor, V-dd can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate Vts and superior short channel control has been achieved for both NMOS and PMOS at L-gate=30nm. Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40% Vt mismatch reduction has been shown with the Tinv scaling. Furthermore, it has been shown that the 1/f noise and transistor reliability exceed the technology requirements.

引用

页码：88A / 89A

页数：2

共 50 条

[21] ALD comes to single-metal high-k gate stacks
不详
SOLID STATE TECHNOLOGY, 2008, 51 (07) : 20 - 20
[22] A Scalable and Highly Manufacturable Single Metal Gate/High-k CMOS Integration for Sub-32nm Technology for LSTP Applications
Park, C. S.
Hussain, M. M.
Huang, J.
Park, C.
Tateiwa, K.
Young, C.
Park, H. K.
Cruz, M.
Gilmer, D.
Rader, K.
Price, J.
Lysaght, P.
Heh, D.
Bersuker, G.
Kirsch, P. D.
Tseng, H. -H.
Jammy, R.
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 208 - +
[23] Single-Metal Dual-Dielectric (SMDD) Gate-First CMOS Integration Towards Low VT and High Performance
Ragnarsson, L-A
Schram, T.
Rohr, E.
Sebaai, F.
Kelkar, P.
Wada, M.
Kauerauf, T.
Aoulaiche, M.
Cho, M. J.
Kubicek, S.
Lauwers, A.
Hoffmann, T. Y.
Absil, P. P.
Biesemans, S.
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 49 - +
[24] Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications
Cho, H. -J.
Seo, K. -I.
Jeong, W. C.
Kim, Y. -H.
Lim, Y. D.
Jang, W. W.
Hong, J. G.
Suk, S. D.
Li, M.
Ryou, C.
Rhee, H. S.
Lee, J. G.
Kang, H. S.
Son, Y. S.
Cheng, C. L.
Hong, S. H.
Yang, W. S.
Nam, S. W.
Ahn, J. H.
Lee, D. H.
Park, S.
Sadaaki, M.
Cha, D. H.
Kim, D. W.
Sim, S. P.
Hyun, S.
Koh, C. G.
Lee, B. C.
Lee, S. G.
Kim, M. C.
Bae, Y. K.
Yoon, B.
Kang, S. B.
Hong, J. S.
Choi, S.
Sohn, D. K.
Yoon, J. S.
Chung, C.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[25] Transistor mismatch in 32 nm high-k metal-gate process
Yuan, X.
Shimizu, T.
Mahalingam, U.
Brown, J. S.
Habib, K.
Tekleab, D. G.
Su, T. -C.
Satadru, S.
Olsen, C. M.
Lee, H.
Pan, L. -H.
Hook, T. B.
Han, J. -P.
Park, J. -E.
Na, M. -H.
Rim, K.
ELECTRONICS LETTERS, 2010, 46 (10) : 708 - U66
[26] Gate-first integration of Gd-based high-k dielectrics with metal gate electrodes
Gottlob, H. D. B.
Schmidt, M.
Kurz, H.
2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 126 - 129
[27] Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process
McMahon, W.
Tian, C.
Uppal, S.
Kothari, H.
Jin, M.
LaRosa, G.
Nigam, T.
Kerber, A.
Linder, B. P.
Cartier, E.
Lai, W. L.
Liu, Y.
Ramachandran, R.
Kwon, U.
Parameshwaran, B.
Krishnan, S.
Narayanan, V.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[28] Gate first metal-aluminum-nitride PMOS electrodes for 32nm low standby power applications
Wen, H. -C.
Song, S. C.
Park, C. S.
Burham, C.
Bersuker, G.
Choi, K.
Quevedo-Lopez, M. A.
Ju, B. S.
Alshareef, H. N.
Niimi, H.
Park, H. B.
Lysaght, P. S.
Majhi, P.
Lee, B. H.
Jammy, R.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 160 - +
[29] Dielectric breakdown in a 45 nm high-k/metal gate process technology
Prasad, C.
Agostinelli, M.
Auth, C.
Brazier, M.
Chau, R.
Dewey, G.
Ghani, T.
Hattendorf, M.
Hicks, J.
Jopling, J.
Kavalieros, J.
Kotlyar, R.
Kuhn, M.
Kuhn, K.
Maiz, J.
McIntyre, B.
Metz, M.
Mistry, K.
Pae, S.
Rachmady, W.
Ramey, S.
Roskowski, A.
Sandford, J.
Thomas, C.
Wiegand, C.
Wiedemer, J.
2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +
[30] A 1.6 GHz Dual-Core ARM Cortex A9 implementation on a low power High-K Metal Gate 32nm Process
Koppanalil, Jinson
Yeung, Gus
O'Driscoll, Dermot
Householder, Sean
Hawkins, Chris
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 239 - 242

← 1 2 3 4 5 →