self-aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement Impact

被引:3
|
作者
Gao, Jhih-Rong [1 ]
Yu, Bei [1 ]
Huang, Ru
Pan, David Z. [1 ]
机构
[1] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA
来源
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII | 2013年 / 8684卷
关键词
D O I
10.1117/12.2011660
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
self-aligned double patterning (SADP) has become a promising technique to push pattern resolution limit to sub-22nm technology node. Although SADP provides good overlay controllability, it encounters many challenges in physical design stages to obtain conflict-free layout decomposition. In this paper, we study the impact on placement by different standard cell layout decomposition strategies. We propose a SADP friendly standard cell configuration which provides pre-coloring results for standard cells. These configurations are brought into the placement stage to help ensure layout decomposability and save the extra effort for solving conflicts in later stages.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Recessive Self-aligned Double Patterning with Gap-Fill Technology
    Chen, Yijian
    Xu, Xumou
    Chen, Yongmei
    Miao, Liyan
    Chen, Hao
    Blanco, Pokhui
    Ngai, Chris S.
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [22] A Self-aligned Double Patterning Technology Using TiN as the Sidewall Spacer
    Chiu, Yuan-Chieh
    Yu, Shu-Sheng
    Hsu, Fang-Hao
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 332 - 335
  • [23] Redundant via insertion with cut optimization for self-aligned double patterning
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2017, Part F127756 : 137 - 142
  • [24] Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 137 - 142
  • [25] Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nakajima, Fumiharu
    Nojima, Shigeki
    Kotani, Toshiya
    Ihara, Takeshi
    Takahashi, Atsushi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 753 - 765
  • [26] Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit O.
    PHOTOMASK TECHNOLOGY 2011, 2011, 8166
  • [27] Optimally Minimizing Overlay Violation in Self-aligned Double Patterning Decomposition for Row-based Standard Cell Layout in Polynomial Time
    Xiao, Zigang
    Du, Yuelin
    Tian, Hailong
    Wong, Martin D. F.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 32 - 39
  • [28] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [29] Cutting Structure-Aware Analog Placement Based on Self-Aligned Double Patterning with E-Beam Lithography
    Ou, Hung-Chih
    Tseng, Kai-Han
    Chang, Yao-Wen
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [30] Modeling the edge-placement yield of a cut process for self-aligned multiple patterning
    Zhang, Pan
    Chen, Yijian
    MICROELECTRONIC ENGINEERING, 2014, 123 : 73 - 79