self-aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement Impact

被引:3
|
作者
Gao, Jhih-Rong [1 ]
Yu, Bei [1 ]
Huang, Ru
Pan, David Z. [1 ]
机构
[1] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA
来源
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII | 2013年 / 8684卷
关键词
D O I
10.1117/12.2011660
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
self-aligned double patterning (SADP) has become a promising technique to push pattern resolution limit to sub-22nm technology node. Although SADP provides good overlay controllability, it encounters many challenges in physical design stages to obtain conflict-free layout decomposition. In this paper, we study the impact on placement by different standard cell layout decomposition strategies. We propose a SADP friendly standard cell configuration which provides pre-coloring results for standard cells. These configurations are brought into the placement stage to help ensure layout decomposability and save the extra effort for solving conflicts in later stages.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Chao, Kai-Yuan
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [32] A Polynomial Time Exact Algorithm for Self-Aligned Double Patterning Layout Decomposition
    Xiao, Zigang
    Du, Yuelin
    Zhang, Hongbo
    Wong, Martin D. F.
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 17 - 24
  • [33] PARR: Pin Access Planning and Regular Routing for Self-Aligned Double Patterning
    Xu, Xiaoqing
    Yu, Bei
    Gao, Jhih-Rong
    Hsu, Che-Lun
    Pan, David Z.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [34] Overlay-aware Layout Legalization for Self-Aligned Double Patterning Lithography
    Huang, Chong-Meng
    Fang, Shao-Yun
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [35] Self-Aligned Double Patterning Decomposition for Overlay Minimization and Hot Spot Detection
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 71 - 76
  • [36] Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning
    Fang, Shao-Yun
    Tai, Yi-Shu
    Chang, Yao-Wen
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 671 - 676
  • [37] Detailed Routing with Advanced Flexibility and in Compliance with Self-Aligned Double Patterning Constraints
    Nakajima, Fumiharu
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nojima, Shigeki
    Kotani, Toshiya
    Mimotogi, Shoji
    Miyamoto, Shinji
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
  • [38] Defect Gallery and Bump Defect Reduction in the Self-Aligned Double Patterning Module
    Cai, Cathy
    Padhi, Deenesh
    Seamons, Martin
    Bencher, Chris
    Ngai, Chris
    Kim, Bok Heon
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (02) : 145 - 150
  • [39] Effective Two-Dimensional Pattern Generation for Self-Aligned Double Patterning
    Ihara, Takeshi
    Takahashi, Atsushi
    Kodama, Chikaaki
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2141 - 2144
  • [40] Integrated in situ self-aligned double patterning process with fluorocarbon as spacer layer
    Chang, Bingdong
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2020, 38 (03):