Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout

被引:2
|
作者
Zhang, Hongbo [1 ]
Du, Yuelin [1 ]
Wong, Martin D. F. [1 ]
Topaloglu, Rasit O. [2 ]
机构
[1] Univ Illinois, Dept ECE, Urbana, IL USA
[2] GlobalFoundries Inc, Milpitas, CA USA
来源
PHOTOMASK TECHNOLOGY 2011 | 2011年 / 8166卷
基金
美国国家科学基金会;
关键词
D O I
10.1117/12.896990
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-aligned double patterning (SADP) lithography is a novel lithography technology which has the capability to define critical dimension (CD) using one single exposure, therefore holding a great opportunity for the next generation lithography process for the overlay mitigation. However, a necessary design manufacturing co-optimization step - the non-decomposability position detection (hot spot detection) - is still immature. In this paper, targeting the hot spot detection difficulties in SADP process, we first revisit out previous ILP-based SADP decomposition algorithm and provide an extended ILP-based hot spot detection without any preconditions on the design. Then, with some simple requirement that is commonly seen in 2D random layout, we further provided a graph based hot spot detection for an efficient hot spot detection. From the Nangate standard cell library, our experiment validates the hot spot detection process and demonstrates an SADP friendly design tyle is necessary for the upcoming 14nm technology node.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Self-Aligned Double Patterning Decomposition for Overlay Minimization and Hot Spot Detection
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 71 - 76
  • [2] Self-Aligned Double and Quadruple Patterning Layout Principle
    Nakayama, Koichi
    Kodama, Chikaaki
    Kotani, Toshiya
    Nojima, Shigeki
    Mimotogi, Shoji
    Miyamoto, Shinji
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VI, 2012, 8327
  • [3] Self-Aligned Double Patterning (SADP) Layout Decomposition
    Mirsaeedi, Minoo
    Torres, J. Andres
    Anis, Mohab
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 103 - 109
  • [4] A Polynomial Time Exact Algorithm for Self-Aligned Double Patterning Layout Decomposition
    Xiao, Zigang
    Du, Yuelin
    Zhang, Hongbo
    Wong, Martin D. F.
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 17 - 24
  • [5] Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning
    Fang, Shao-Yun
    Tai, Yi-Shu
    Chang, Yao-Wen
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 671 - 676
  • [6] Overlay-aware Layout Legalization for Self-Aligned Double Patterning Lithography
    Huang, Chong-Meng
    Fang, Shao-Yun
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [7] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [8] A Layout Decomposition Algorithm for Self-Aligned Multiple Patterning
    You, Jun
    Liu, Hongyi
    Chen, Yijian
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053
  • [9] Self-aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography
    Gao, Jhih-Rong
    Yu, Bei
    Pan, David Z.
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 143 - 148
  • [10] A Multi-Objective Layout Decomposition Framework for Self-Aligned Double Patterning Lithography
    Luo, K. -S.
    Shi, Z.
    Lin, B.
    Qi, J.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 209 - 214