Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout

被引:2
|
作者
Zhang, Hongbo [1 ]
Du, Yuelin [1 ]
Wong, Martin D. F. [1 ]
Topaloglu, Rasit O. [2 ]
机构
[1] Univ Illinois, Dept ECE, Urbana, IL USA
[2] GlobalFoundries Inc, Milpitas, CA USA
来源
PHOTOMASK TECHNOLOGY 2011 | 2011年 / 8166卷
基金
美国国家科学基金会;
关键词
D O I
10.1117/12.896990
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-aligned double patterning (SADP) lithography is a novel lithography technology which has the capability to define critical dimension (CD) using one single exposure, therefore holding a great opportunity for the next generation lithography process for the overlay mitigation. However, a necessary design manufacturing co-optimization step - the non-decomposability position detection (hot spot detection) - is still immature. In this paper, targeting the hot spot detection difficulties in SADP process, we first revisit out previous ILP-based SADP decomposition algorithm and provide an extended ILP-based hot spot detection without any preconditions on the design. Then, with some simple requirement that is commonly seen in 2D random layout, we further provided a graph based hot spot detection for an efficient hot spot detection. From the Nangate standard cell library, our experiment validates the hot spot detection process and demonstrates an SADP friendly design tyle is necessary for the upcoming 14nm technology node.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Recessive Self-aligned Double Patterning with Gap-Fill Technology
    Chen, Yijian
    Xu, Xumou
    Chen, Yongmei
    Miao, Liyan
    Chen, Hao
    Blanco, Pokhui
    Ngai, Chris S.
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [32] A Self-aligned Double Patterning Technology Using TiN as the Sidewall Spacer
    Chiu, Yuan-Chieh
    Yu, Shu-Sheng
    Hsu, Fang-Hao
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 332 - 335
  • [33] Redundant via insertion with cut optimization for self-aligned double patterning
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2017, Part F127756 : 137 - 142
  • [34] Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 137 - 142
  • [35] Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nakajima, Fumiharu
    Nojima, Shigeki
    Kotani, Toshiya
    Ihara, Takeshi
    Takahashi, Atsushi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 753 - 765
  • [36] Sensitivity analysis for the detection of pitchwalk in self-aligned quadruple patterning by GISAXS
    Zapata, Maren Casfor
    Farchmin, Nando
    Pflueger, Mika
    Nikolaev, Konstantin
    Soltwisch, Victor
    Heidenreich, Sebastian
    Laubis, Christian
    Kolbe, Michael
    Scholze, Frank
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIV, 2020, 11325
  • [37] Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Chao, Kai-Yuan
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [38] PARR: Pin Access Planning and Regular Routing for Self-Aligned Double Patterning
    Xu, Xiaoqing
    Yu, Bei
    Gao, Jhih-Rong
    Hsu, Che-Lun
    Pan, David Z.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [39] Detailed Routing with Advanced Flexibility and in Compliance with Self-Aligned Double Patterning Constraints
    Nakajima, Fumiharu
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nojima, Shigeki
    Kotani, Toshiya
    Mimotogi, Shoji
    Miyamoto, Shinji
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
  • [40] Defect Gallery and Bump Defect Reduction in the Self-Aligned Double Patterning Module
    Cai, Cathy
    Padhi, Deenesh
    Seamons, Martin
    Bencher, Chris
    Ngai, Chris
    Kim, Bok Heon
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (02) : 145 - 150