Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout

被引:2
|
作者
Zhang, Hongbo [1 ]
Du, Yuelin [1 ]
Wong, Martin D. F. [1 ]
Topaloglu, Rasit O. [2 ]
机构
[1] Univ Illinois, Dept ECE, Urbana, IL USA
[2] GlobalFoundries Inc, Milpitas, CA USA
来源
PHOTOMASK TECHNOLOGY 2011 | 2011年 / 8166卷
基金
美国国家科学基金会;
关键词
D O I
10.1117/12.896990
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-aligned double patterning (SADP) lithography is a novel lithography technology which has the capability to define critical dimension (CD) using one single exposure, therefore holding a great opportunity for the next generation lithography process for the overlay mitigation. However, a necessary design manufacturing co-optimization step - the non-decomposability position detection (hot spot detection) - is still immature. In this paper, targeting the hot spot detection difficulties in SADP process, we first revisit out previous ILP-based SADP decomposition algorithm and provide an extended ILP-based hot spot detection without any preconditions on the design. Then, with some simple requirement that is commonly seen in 2D random layout, we further provided a graph based hot spot detection for an efficient hot spot detection. From the Nangate standard cell library, our experiment validates the hot spot detection process and demonstrates an SADP friendly design tyle is necessary for the upcoming 14nm technology node.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Self-Aligned Double Patterning (SADP) Friendly Detailed Routing
    Mirsaeedi, Minoo
    Torres, J. Andres
    Anis, Mohab
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [22] Effective Decomposition Algorithm for Self-Aligned Double Patterning Lithography
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit
    Conley, Will
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [23] Self-aligned double patterning for vacuum electronic device fabrication
    Koch, Andrew T.
    Lingley, Andrew R.
    Mankin, Max N.
    Pan, Tony S.
    2016 29TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2016,
  • [24] On Refining Standard Cell Placement for Self-aligned Double Patterning
    Chen, Ye-Hong
    Wang, Sheng-He
    Wang, Ting-Chi
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1492 - 1497
  • [25] A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition
    Xiao, Zigang
    Du, Yuelin
    Zhang, Hongbo
    Wong, Martin D. F.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (08) : 1228 - 1239
  • [26] Self-Aligned Block and Fully Self-Aligned Via for iN5 Metal 2 Self-Aligned Quadruple Patterning
    Vincent, Benjamin
    Franke, Joern-Holger
    Juncker, Aurelie
    Lazzarino, Frederic
    Murdoch, Gayle
    Halder, Sandip
    Ervin, Joseph
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
  • [27] Self-aligned blocking integration demonstration for critical sub-30-nm pitch Mx level patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2019, 18 (01):
  • [28] Self-Aligned Blocking Integration Demonstration for Critical sub 30nm pitch Mx Level Patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VII, 2018, 10589
  • [29] Litho-Friendly Decomposition Method for Self-Aligned Double Patterning
    Mirsaeedi, Minoo
    Torres, Andres J.
    Anis, Mohab H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (08) : 1469 - 1480
  • [30] Cut Optimization for Redundant Via Insertion in Self-Aligned Double Patterning
    Song, Youngsoo
    Hyun, Daijoon
    Lee, Jingon
    Jung, Jinwook
    Shin, Youngsoo
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (06)