Escape Routing for Staggered-Pin-Array PCBs

被引：14
|
作者：
Ho, Yuan-Kai [1 ]
Lee, Hsu-Chieh [1 ]
Chang, Yao-Wen [1 ,2 ,3 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2013年 / 32卷 / 09期
关键词：
Linear programming; physical design; printed circuit board; routing; ALGORITHMS;
D O I：
10.1109/TCAD.2013.2259539
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
To accommodate the ever-growing pin number of complex printed circuit board (PCB) designs, the staggered pin array is introduced for modern designs with higher pin density. However, the escape routing for staggered pin arrays, which is a key component of PCB routing, is significantly different from that for grid arrays. This paper presents a routing algorithm for the escape routing for staggered-pin-array PCBs. We first analyze the properties of staggered pin arrays, and propose an orthogonal-side wiring style that fully utilizes the routing resource of the staggered pin array. A linear programming/integer linear programming-based algorithm is presented to solve the staggered-pin-array escape routing problem. Experimental results show that our approach successfully routes all test cases efficiently and effectively.
引用
收藏
页码：1347 / 1356
页数：10
相关论文
共 50 条
  • [1] Escape Routing for Staggered-Pin-Array PCBs
    Ho, Yuan-Kai
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 306 - 309
  • [2] Layer Minimization in Escape Routing for Staggered-Pin-Array PCBs
    Ho, Yuan-Kai
    Shih, Xin-Wei
    Chang, Yao-Wen
    Cheng, Chung-Kuan
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 187 - 192
  • [3] Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs
    Wang, Kan
    Dong, Sheqin
    Wang, Huaxi
    Chen, Qian
    Lin, Tao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (04) : 571 - 584
  • [4] Network Flow Modeling for Escape Routing on Staggered Pin Arrays
    Wu, Pei-Ci
    Wong, Martin D. F.
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 193 - 198
  • [5] Optimal Simultaneous Pin Assignment And Escape Routing For Dense PCBs
    Kong, Hui
    Yan, Tan
    Wong, Martin D. F.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 271 - 276
  • [6] MCMCF-Router: Multi-capacity Ordered Escape Routing Algorithms for Grid/Staggered Pin Array
    Gao, Zhenyi
    Dong, Sheqin
    Tang, Zhicong
    Yu, Wenjian
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (06)
  • [7] Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs
    Lei, Seong-I
    Mak, Wai-Kei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (02) : 246 - 259
  • [8] Optimal bus sequencing for escape routing in dense PCBs
    Kong, Hui
    Yan, Tan
    Wong, Martin D. F.
    Ozdal, Muhammet Mustafa
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 390 - +
  • [9] Simultaneous Escape Routing on Multiple Components for Dense PCBs
    Chin, Ching-Yu
    Chen, Hung-Ming
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 138 - 141
  • [10] Simultaneous escape routing and layer assignment for dense PCBs
    Ozdal, MM
    Wong, MDF
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 822 - 829
12345