MCMCF-Router: Multi-capacity Ordered Escape Routing Algorithms for Grid/Staggered Pin Array

被引:0
|
作者
Gao, Zhenyi [1 ]
Dong, Sheqin [1 ]
Tang, Zhicong [1 ]
Yu, Wenjian [1 ]
机构
[1] Tsinghua Univ, Comp Sci & Technol, Beijing, Peoples R China
关键词
Ordered escape routing; multi-capacity; multi-commodity flow;
D O I
10.1145/3695253
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ordered escape routing (OER), which means that the pins need to be routed to the boundary of a pin array in a given order, is an important research topic in PCB design. Although OER has been widely investigated, most works assume that the routing capacity between two adjacent pins is just 1 and the structure of the pin array is a grid pin array. In this article, we focus on multi-capacity ordered escape routing (MC-OER) both in grid pin arrays and staggered pin arrays, which means that multiple wires are allowed to pass through between two adjacent pins. We first propose a multi-capacity multi-commodity flow (MC-MCF) model for the MCOER problem. To accelerate the routing process, MCMCF-Router is proposed. In MCMCF-Router, a wiring resources driven partition strategy is proposed to reduce the problem size, followed by the approach based on routing conflicts. These approaches largely accelerate the MC-MCF model based method and increase the routability with minimal sacrifice on wire length. Experiments on various cases (with up to 525 pins) show that the proposed method achieves 100% routability within reasonable time (<810 seconds). Compared to the state-of-the-art works for single-capacity OER problems, MCMCF-Router performs similarly well or better.
引用
收藏
页数:23
相关论文
共 9 条
  • [1] MC-MCF: A Multi-Capacity Model for Ordered Escape Routing
    Gao, Zhenyi
    Dong, Sheqin
    Tang, Zhicong
    Yu, Wenjian
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 97 - 103
  • [2] MC-MCF: A Multi-Capacity Model for Ordered Escape Routing
    Tsinghua University, Department of Computer Science & Technology, Beijing, China
    Proc. - Int. Symp. Qual. Electron. Des., ISQED, 1948,
  • [3] MORE-Router+: Multilayer Multi-capacity ORdered Escape Routing via Bus-oriented Layer Assignment
    Gao, Zhenyi
    Dong, Sheqin
    Cheng, Zifei
    Yu, Wenjian
    Proceedings - International Symposium on Quality Electronic Design, ISQED, 2024,
  • [4] MORE-Router plus : Multilayer Multi-capacity ORdered Escape Routing via Bus-oriented Layer Assignment
    Gao, Zhenyi
    Dong, Sheqin
    Cheng, Zifei
    Yu, Wenjian
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
  • [5] Escape Routing for Staggered-Pin-Array PCBs
    Ho, Yuan-Kai
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (09) : 1347 - 1356
  • [6] Escape Routing for Staggered-Pin-Array PCBs
    Ho, Yuan-Kai
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 306 - 309
  • [7] Ordered Escape Routing for Grid Pin Array Based on Min-cost Multi-commodity Flow
    Jiao, Fengxian
    Dong, Sheqin
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 384 - 389
  • [8] Layer Minimization in Escape Routing for Staggered-Pin-Array PCBs
    Ho, Yuan-Kai
    Shih, Xin-Wei
    Chang, Yao-Wen
    Cheng, Chung-Kuan
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 187 - 192
  • [9] Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs
    Wang, Kan
    Dong, Sheqin
    Wang, Huaxi
    Chen, Qian
    Lin, Tao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (04) : 571 - 584