Investigation of the performance limits of III-V double-gate n-MOSFETs

被引:0
|
作者
Pethe, A [1 ]
Krishnamohan, T [1 ]
Kim, D [1 ]
Oh, S [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance limits of ultra-thin body double-gated (DG) Ill-V channel MOSFETs are presented in this paper. An analytical ballistic model including all the valleys (Gamma-, X- and L-), was used to simulate the source to drain current. The band-to-band tunneling (BTBT) limited off currents, including both the direct and the indirect components, were simulated using TAURUS (TM). Our results show that at significantly high gate fields, the current in the III-V materials is largely carried in the heavier L-valleys than the lighter Gamma- valleys, due to the low density of states (DOS) in the Gamma, similar to current conduction in Ge. Moreover, these high mobility materials like InAs, InSb and Ge suffer from excessive BTBT which seriously limits device performance. Large bandgap III-V materials like GaAs exhibit best performance due to an ideal combination of low conductivity effective electron mass and a large bandgap.
引用
收藏
页码:619 / 622
页数:4
相关论文
共 50 条
  • [41] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [42] Performance Limits of III-V Barrier Detectors
    Klipstein, P. C.
    Benny, Y.
    Cohen, Y.
    Fraenkel, N.
    Gliksman, S.
    Glozman, A.
    Hirsh, I
    Langof, L.
    Lukomsky, I
    Marderfeld, I
    Milgrom, B.
    Nitzani, M.
    Rakhmilevich, D.
    Shkedy, L.
    Snapi, N.
    Shtrichman, I
    Weiss, E.
    Yaron, N.
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (11) : 6893 - 6899
  • [43] Monte Carlo simulations of double-gate MOSFETs
    Kathawala, GA
    Winstead, B
    Ravaioli, U
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2467 - 2473
  • [44] Top contacts for vertical double-gate MOSFETs
    Moers, J
    Trellenkamp, S
    Goryll, M
    Marso, A
    van der Hart, A
    Hogg, S
    Mantl, S
    Kordos, P
    Lüth, H
    MICROELECTRONIC ENGINEERING, 2002, 64 (1-4) : 465 - 471
  • [45] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2326 - 2329
  • [46] An analytical I-V model of SiC double-gate junctionless MOSFETs
    Li, Yi
    Zhou, Tao
    Guo, Zixuan
    Yang, Yuqiu
    Wu, Junyao
    Cai, Huan
    Wang, Jun
    Yin, Jungang
    Huang, Wenqing
    Zhang, Miao
    Hou, Nianxing
    Liu, Qin
    Deng, Linfeng
    Microelectronics Journal, 154
  • [47] Investigation of the source/drain asymmetric effects due to gate misalignment in planar double-gate MOSFETs
    Yin, CS
    Chan, PCH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 85 - 90
  • [48] Explicit model for the gate tunneling current in double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    SOLID-STATE ELECTRONICS, 2012, 68 : 93 - 97
  • [49] Physically based Diagonal Treatment of the Self-Energy of Polar Optical Phonons: Performance Assessment of III-V Double-Gate Transistors
    Moussavou, Manel
    Lannoo, Michel
    Cavassilas, Nicolas
    Logoteta, Demetrio
    Bescond, Marc
    PHYSICAL REVIEW APPLIED, 2018, 10 (06):
  • [50] Enhancement Technologies and Physical Understanding of Electron Mobility in III-V n-MOSFETs with Strain and MOS Interface Buffer Engineering
    Kim, S. H.
    Yokoyama, M.
    Taoka, N.
    Nakane, R.
    Yasuda, T.
    Ichikawa, O.
    Fukuhara, N.
    Hata, M.
    Takenaka, M.
    Takagi, S.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,