Investigation of the performance limits of III-V double-gate n-MOSFETs

被引:0
|
作者
Pethe, A [1 ]
Krishnamohan, T [1 ]
Kim, D [1 ]
Oh, S [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance limits of ultra-thin body double-gated (DG) Ill-V channel MOSFETs are presented in this paper. An analytical ballistic model including all the valleys (Gamma-, X- and L-), was used to simulate the source to drain current. The band-to-band tunneling (BTBT) limited off currents, including both the direct and the indirect components, were simulated using TAURUS (TM). Our results show that at significantly high gate fields, the current in the III-V materials is largely carried in the heavier L-valleys than the lighter Gamma- valleys, due to the low density of states (DOS) in the Gamma, similar to current conduction in Ge. Moreover, these high mobility materials like InAs, InSb and Ge suffer from excessive BTBT which seriously limits device performance. Large bandgap III-V materials like GaAs exhibit best performance due to an ideal combination of low conductivity effective electron mass and a large bandgap.
引用
收藏
页码:619 / 622
页数:4
相关论文
共 50 条
  • [21] Quantum confinement effects and source-to-drain tunneling in ultra-scaled double-gate silicon n-MOSFETs
    Jiang Xiang-Wei
    Li Shu-Shen
    CHINESE PHYSICS B, 2012, 21 (02)
  • [22] Simulation of Segmented Double-Gate MOSFETs
    Reichardt, Andras
    Varga, Gabor
    APPLIED ELECTROMAGNETIC ENGINEERING FOR MAGNETIC, SUPERCONDUCTING AND NANO MATERIALS, 2012, 721 : 325 - +
  • [23] Quantum confinement effects and source-to-drain tunneling in ultra-scaled double-gate silicon n-MOSFETs
    姜向伟
    李树深
    Chinese Physics B, 2012, 21 (02) : 502 - 509
  • [24] Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETs
    Esseni, D
    Abramo, A
    Selmi, L
    Sangiorgi, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2445 - 2455
  • [25] Intersubband scattering in double-gate MOSFETs
    Takashina, Kei
    Ono, Yukinori
    Fujiwara, Akira
    Takahashi, Yasuo
    Hirayama, Yoshiro
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (05) : 430 - 435
  • [26] Compact, physics-based modeling of nanoscale limits of double-gate MOSFETs
    Chen, Q
    Wang, LH
    Murali, R
    Meindl, JD
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 114 - 119
  • [27] Assessing the performance limits of ultra-thin double-gate MOSFETs: Silicon vs. germanium
    Khakifirooz, A
    Nayfeh, OM
    Antoniadis, DA
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 79 - 80
  • [28] Performance investigation of uniaxially strained phosphorene n-MOSFETs
    Jung, Sungwoo
    Seo, Junbeom
    Heo, Seonghyun
    Shin, Mincheol
    2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 341 - 344
  • [29] Performance Investigation of III-V Heterosturucture Underlap Double Gate MOSFET for System-On-Chip Application
    Baral, Biswajit
    Biswal, Sudhansu Mohan
    Jena, Satyabrata
    De, Debashis
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 428 - 432
  • [30] Performance Enhancement Technologies in III-V/Ge MOSFETs
    Takagi, S.
    Zhang, R.
    Kim, S. -H.
    Yokoyama, M.
    Takenaka, M.
    ULSI PROCESS INTEGRATION 8, 2013, 58 (09): : 137 - 148