Quantum confinement effects and source-to-drain tunneling in ultra-scaled double-gate silicon n-MOSFETs

被引:1
|
作者
Jiang Xiang-Wei [1 ]
Li Shu-Shen [1 ]
机构
[1] Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, Beijing 100083, Peoples R China
基金
中国国家自然科学基金;
关键词
quantum confinement; tunneling; metal-oxide-semiconductor field-effect transistors; linear combination of bulk band; DOT P METHOD; ELECTRON-TRANSPORT;
D O I
10.1088/1674-1056/21/2/027304
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
By using the linear combination of bulk band (LCBB) method incorporated with the top of the barrier splitting (TBS) model, we present a comprehensive study on the quantum confinement effects and the source-to-drain tunneling in the ultra-scaled double-gate (DG) metal-oxide-semiconductor field-effect transistors (MOSFETs). A critical body thickness value of 5 nm is found, below which severe valley splittings among different X valleys for the occupied charge density and the current contributions occur in ultra-thin silicon body structures. It is also found that the tunneling current could be nearly 100% with an ultra-scaled channel length. Different from the previous simulation results, it is found that the source-to-drain tunneling could be effectively suppressed in the ultra-thin body thickness (2.0 nm and below) by the quantum confinement and the tunneling could be suppressed down to below 5% when the channel length approaches 16 nm regardless of the body thickness.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Quantum confinement effects and source-to-drain tunneling in ultra-scaled double-gate silicon n-MOSFETs
    姜向伟
    李树深
    Chinese Physics B, 2012, 21 (02) : 502 - 509
  • [2] Quantum transport in ultra-scaled double-gate MOSFETs: A Wigner function-based Monte Carlo approach
    Sverdlov, V
    Gehring, A
    Kosina, H
    Selberherr, S
    SOLID-STATE ELECTRONICS, 2005, 49 (09) : 1510 - 1515
  • [3] Efficient Modeling of Source/Drain Tunneling in Ultra-Scaled Transistors
    Baumgartner, O.
    Filipovic, La
    Kosina, H.
    Karner, M.
    Stanojevic, Z.
    Cheng-Karner, H. W.
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 202 - 205
  • [4] Optimum High-k Oxide for the Best Performance of Ultra-Scaled Double-Gate MOSFETs
    Salmani-Jelodar, Mehdi
    Ilatikhameneh, Hesameddin
    Kim, Sungguen
    Ng, Kwok
    Sarangapani, Prasad
    Klimeck, Gerhard
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (06) : 904 - 910
  • [5] Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime
    Vega, Reinaldo A.
    Liu, Kevin
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 2016 - 2026
  • [6] Analytical model of drain current for ultra-thin body and double-gate schottky source/drain MOSFETs accounting for quantum effects
    Luan, Suzhen
    Liu, Hongxia
    Jia, Renxu
    Cai, Naiqiong
    Wang, Jin
    Kuang, Qianwei
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (05): : 869 - 874
  • [7] Atomic-scale modeling of source-to-drain tunneling in ultimate Schottky barrier Double-Gate MOSFET's
    Bescond, M
    Autran, JL
    Munteanu, D
    Cavassilas, N
    Lannoo, M
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 395 - 398
  • [8] Investigation of the source/drain asymmetric effects due to gate misalignment in planar double-gate MOSFETs
    Yin, CS
    Chan, PCH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 85 - 90
  • [9] Comprehensive Simulation Study of Direct Source-to-Drain Tunneling in Ultra-Scaled Si, Ge, and III-V DG-FETs
    Jiang, Zhengping
    Wang, Jing
    Park, Hong-Hyun
    Anh-Tuan Pham
    Xu, Nuo
    Lu, Yang
    Jin, Seonghoon
    Choi, Woosung
    Pourghaderi, Mohammad Ali
    Kim, Jongchol
    Lee, Keun-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 945 - 952
  • [10] Influence of Channel Length, Thickness, and Crystal Orientation in Ultra-Scaled Double-Gate pMOSFETs
    Zhang, Shuo
    Huang, Jun Z.
    Zhao, Zhenguo
    Yin, Wen-Yan
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,