Quantum confinement effects and source-to-drain tunneling in ultra-scaled double-gate silicon n-MOSFETs

被引:1
|
作者
Jiang Xiang-Wei [1 ]
Li Shu-Shen [1 ]
机构
[1] Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, Beijing 100083, Peoples R China
基金
中国国家自然科学基金;
关键词
quantum confinement; tunneling; metal-oxide-semiconductor field-effect transistors; linear combination of bulk band; DOT P METHOD; ELECTRON-TRANSPORT;
D O I
10.1088/1674-1056/21/2/027304
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
By using the linear combination of bulk band (LCBB) method incorporated with the top of the barrier splitting (TBS) model, we present a comprehensive study on the quantum confinement effects and the source-to-drain tunneling in the ultra-scaled double-gate (DG) metal-oxide-semiconductor field-effect transistors (MOSFETs). A critical body thickness value of 5 nm is found, below which severe valley splittings among different X valleys for the occupied charge density and the current contributions occur in ultra-thin silicon body structures. It is also found that the tunneling current could be nearly 100% with an ultra-scaled channel length. Different from the previous simulation results, it is found that the source-to-drain tunneling could be effectively suppressed in the ultra-thin body thickness (2.0 nm and below) by the quantum confinement and the tunneling could be suppressed down to below 5% when the channel length approaches 16 nm regardless of the body thickness.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs
    Vega, Reinaldo A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2665 - 2677
  • [32] Direct source-to-drain tunnelling and its impact on the intrinsic parameter fluctuations in nanometre scale double gate MOSFETs
    Watling, JR
    Asenov, A
    Brown, AR
    Svizhenko, A
    Anantram, MP
    NANOTECH 2003, VOL 2, 2003, : 202 - 205
  • [33] Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions
    Ang, KW
    Chui, KJ
    Bliznetsov, V
    Du, AY
    Balasubramanian, N
    Li, MF
    Samudra, G
    Yeo, YC
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 1069 - 1071
  • [34] Quantum electron transport modeling in uniaxially strained silicon channel of double-gate MOSFETs
    Fitriawan, Helmy
    Ogawa, Matsuto
    Souma, Satofumi
    Miyoshi, Tanroku
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 1, 2008, 5 (01): : 74 - 77
  • [35] Impact of gate to source/drain alignment on the static and RF performance of junctionless Si nanowire n-MOSFETs
    Han, Qinghua
    Liu, Mingshan
    Esfeh, Babak Kazemi
    Bae, Jin Hee
    Raskin, Jean-Pierre
    Zhao, Qing-Tai
    SOLID-STATE ELECTRONICS, 2020, 169
  • [36] A Physical Model for Fringe Capacitance in Double-Gate MOSFETs With Non-Abrupt Source/Drain Junctions and Gate Underlap
    Agrawal, Shishir
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1069 - 1075
  • [37] Impact of carrier quantum confinement on the short channel effects of double-gate silicon-on-insulator FINFETs
    Medury, Aditya Sankar
    Bhat, K. N.
    Bhat, Navakanta
    MICROELECTRONICS JOURNAL, 2016, 55 : 143 - 151
  • [38] Electric potential and threshold voltage models for double-gate Schottky-barrier source/drain MOSFETs
    Li, Peicheng
    Hu, Guangxi
    Liu, Ran
    Tang, Tingao
    MICROELECTRONICS JOURNAL, 2011, 42 (10) : 1164 - 1168
  • [39] Novel Technique Of Source And Drain Engineering For Dual-Material Double-Gate (DMDG) SOI MOSFETS
    Yadav, Himanshu
    Malviya, Abhishek Kumar
    Chauhan, R. K.
    INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, MATERIALS AND APPLIED SCIENCE, 2018, 1952
  • [40] Can the Density Gradient Approach Describe the Source-Drain Tunnelling in Decanano Double-Gate MOSFETs?
    Watling J.R.
    Brown A.R.
    Asenov A.
    Journal of Computational Electronics, 2002, 1 (1-2) : 289 - 293