CA-2D-VLC Decoder for AVS in SOC Design

In this paper, a CA-2D-VLC decoder in SOC design for AVS is presented. Logical and feasible division between software and hardware is proposed on the basis of sufficient validity check. Under control of an embedded CPU, this design can decode Fixed Length Code, unsigned or signed k-th Exp-Golomb Code and context-based adaptive 2D-VLC (CA-2D-VLC) Code. As a result of reasonable design and optimization for 2D-VLC table, a reduction of more than 30% in hardware cycle number consumption is achieved. C reference model for whole decoder was proposed as well, which is adopted to verify the decoding algorithm and register cycle number consumed by hardware. Though designed for AVS video standard originally, the architecture can be adapted to other coding standards easily.