Ultrathin Die Pick-Up for 3D Chip Stacking

被引:2
|
作者
Kawano, Masaya [1 ]
Hirota, Naoya [2 ]
Lim, Sharon Pei-Siang [1 ]
Chong, Ser-Choong [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore, Singapore
[2] Fusionopolis Way,08-02 Innovis Tower, Singapore 138634, Singapore
关键词
D O I
10.1109/eptc47984.2019.9026703
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultrathin die pick-up is studied for 3D IC applications. Failure modes are identified as follows: 1) no pick-up due to insufficient peeling; 2) die crack created by ejector; 3) neighboring die crack due to ejector push-up. Optimal dicing tape is selected along with pick-up process tuning. By using optimal dicing tape, pick-up process window is identified for 20 and 30 mu m thickness Si die with 8x8 and 12x12 mm die size. The failure modes of "die crack created by ejector" and "neighboring die crack" occur when push height is large and/or pickp-up time is short. The failure mode of "no pick-up" occurs at insufficient push height. Finally, pick-up conditions with 100% yield are identified with <= 1 sec pick-up time.
引用
收藏
页码:171 / 174
页数:4
相关论文
共 50 条
  • [41] Thermosonic direct Cu pillar bonding for 3D die stacking
    Roshanghias, A.
    Rodrigues, A.
    Schwarz, S.
    Steiger-Thirsfeld, A.
    SN APPLIED SCIENCES, 2020, 2 (06):
  • [42] Test Cost Analysis for 3D Die-to-Wafer Stacking
    Taouil, Mottaqiallah
    Hamdioui, Said
    Beenakker, Kees
    Marinissen, Erik Jan
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 435 - 441
  • [43] Process Development to Enable Die Sorting and 3D IC Stacking
    La Manna, A.
    Daily, R.
    Capuz, G.
    De Vos, J.
    Rebibis, K.
    Bogaerts, L.
    Miller, A.
    Beyne, E.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 311 - 315
  • [44] Application of a genetic algorithm associated with adhesive joint analysis to the IC chip pick-up process
    Cheng, Tung-Hua
    Tseng, Ching-Huan
    Hung, Ching-Hua
    Journal of Adhesion Science and Technology, 2008, 22 (10-11): : 1057 - 1072
  • [45] Application of a Genetic Algorithm Associated With Adhesive Joint Analysis to the IC Chip Pick-up Process
    Cheng, Tung-Hua
    Tseng, Ching-Huan
    Hung, Ching-Hua
    JOURNAL OF ADHESION SCIENCE AND TECHNOLOGY, 2008, 22 (10-11) : 1057 - 1072
  • [46] Pick-up ions and the 2-3 kHz radio emissions
    Mitchell, J. J.
    Cairns, Iver H.
    Heerikhuisen, J.
    GEOPHYSICAL RESEARCH LETTERS, 2009, 36
  • [47] 3D mathematical modelling for robotic pick up of textile composites
    Lin, Hua
    Clifford, Mike J.
    Taylor, Paul M.
    Long, Andrew C.
    COMPOSITES PART B-ENGINEERING, 2009, 40 (08) : 705 - 713
  • [48] A Customized Design of DRAM Controller for On-Chip 3D DRAM Stacking
    Zhang, Tao
    Wang, Kui
    Feng, Yi
    Song, Xiaodi
    Duan, Lian
    Xie, Yuan
    Cheng, Xu
    Lin, Youn-Long
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [49] Application of 3D chip stacking for current and future small satellite missions
    Val, C
    ACTA ASTRONAUTICA, 2003, 52 (9-12) : 875 - 879
  • [50] Wafer-level compliant bump for 3D chip-stacking
    Watanabe, Naoya
    Kojima, Takeaki
    Asano, Tanemasa
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 135 - +