共 50 条
- [42] Test Cost Analysis for 3D Die-to-Wafer Stacking 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 435 - 441
- [43] Process Development to Enable Die Sorting and 3D IC Stacking PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 311 - 315
- [44] Application of a genetic algorithm associated with adhesive joint analysis to the IC chip pick-up process Journal of Adhesion Science and Technology, 2008, 22 (10-11): : 1057 - 1072
- [48] A Customized Design of DRAM Controller for On-Chip 3D DRAM Stacking IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
- [50] Wafer-level compliant bump for 3D chip-stacking 2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 135 - +