共 50 条
- [1] Leveraging On-chip DRAM Stacking in an Embedded 3D Multi-Core DSP System [J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
- [2] Challenges of Design and Packaging for 3D Stacking with Logic and DRAM dies [J]. 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 448 - 451
- [3] 3D Network-on-Chip with on-chip DRAM: An empirical analysis for future Chip Multiprocessor [J]. World Academy of Science, Engineering and Technology, 2010, 46 : 18 - 24
- [5] 3D Photonics as Enabling Technology for Deep 3D DRAM Stacking [J]. MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 206 - 221
- [6] Impact of local stress in 3D stacking process on memory retention characteristics in thinned DRAM chip [J]. 2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
- [7] Design and Assembly of a Double-Sided 3D Package with a Controller and a DRAM Stack [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1205 - 1212
- [8] 3D DRAM Design and Application to 3D Multicore Systems [J]. IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 36 - 46
- [9] A CMOS DRAM-CONTROLLER CHIP IMPLEMENTATION [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 491 - 494
- [10] Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM [J]. 2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,