共 50 条
- [1] Signal and Power Integrity Analysis of a 256-GB/s Double-Sided IC Package with a Memory Controller and 3D Stacked DRAM [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 13 - 21
- [2] Design & Analysis of a Novel IGBT Package with Double-Sided Cooling [J]. 2014 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC) ASIA-PACIFIC 2014, 2014,
- [3] Simulation Results from Double-Sided 3D Detectors [J]. 2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 1614 - 1618
- [4] Characterisation of Glasgow/CNM double-sided 3D sensors [J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS (TIPP 2011), 2012, 37 : 1016 - 1023
- [6] A Customized Design of DRAM Controller for On-Chip 3D DRAM Stacking [J]. IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
- [7] Thermal and Mechanical Design and Analysis of 3D IC Interposer with Double-Sided Active Chips [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1471 - 1479
- [8] Radiation resistance of double-type double-sided 3D pixel sensors [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 732 : 137 - 140
- [9] Mechanism Design for R&D Outsourcing with Double-Sided Moral Hazard and Double-Sided Adverse Selection [J]. ADVANCED RESEARCH ON INDUSTRY, INFORMATION SYSTEMS AND MATERIAL ENGINEERING, PTS 1-7, 2011, 204-210 : 1569 - +
- [10] Co-Design and Optimization of a 256-GB/s 3D IC Package with a Controller and Stacked DRAM [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 857 - 864