Fast Nonlinear Deterministic Calibration of Pipelined A/D Converters

被引：0

作者：

Oshima, Takashi ^{[1
]}

Takahashi, Tomorni ^{[1
]}

Yarnawaki, Taizo ^{[1
]}

Tsang, Cheonguyen ^{[2
]}

Stepanovic, Dusan ^{[2
]}

Nikolic, Borivoje ^{[2
]}

机构：

[1] Hitachi Ltd, Cent Res Lab, 1-280 Higashi Koigakubo, Kokubunji, Tokyo 1858601, Japan

[2] Univ Calif Berkeley, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

Pipelined ADC; digital calibration; convergence time; MDAC; redundancy;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The high-speed and high-resolution ADC is a key enabler for many future wireless communications systems. The digital background calibration technique can be used to reduce the total power consumption by enhancing the linearity without using high-gain amplifiers. One of the main practical constraints in the wireless applications is a short time available for calibration. This paper proposes a novel fast calibration method of pipelined ADCs, suitable for wireless communications applications, where a sufficiently high resolution can be achieved without requiring any calibration period.

引用

页码：914 / +

页数：2

共 50 条

[31] A digital calibration technique of capacitor mismatch for pipelined analog-to-digital converters
Masanori, Furuta
Shoji, Kawahito
Daisuke, Miyazaki
IEICE Transactions on Electronics, 2002, E85-C (08) : 1562 - 1568
[32] Digital background calibration for memory effects in pipelined analog-to-digital converters
Keane, JP
Hurst, PJ
Lewis, SH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (03) : 511 - 525
[33] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
Yan, Chuan-Ping
Li, Guang-Jun
Li, Qiang
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
[34] A robust and fast digital background calibration technique for pipelined ADCs
Fan, Jen-Lin
Wang, Chung-Yi
Wu, Jieh-Tsorng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
[35] Fast digital foreground gain error calibration for pipelined ADC
Kaur, Jupinder
Prabhakar, Prince
Singh, Anil
Agarwal, Alpana
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 219 - 225
[36] A digital calibration technique of capacitor mismatch for pipelined analog-to-digital converters
Furuta, M
Kawahito, S
Miyazaki, D
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (08): : 1562 - 1568
[37] An adaptive digital domain calibration technique for pipelined analog-to-digital converters
Hedayati, H
Kashmiri, SM
Shoaei, O
ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 219 - 222
[38] A Reduced Code Linearity Test Method for Pipelined A/D Converters
Lin, Jin-Fu
Kung, Te-Chieh
Chang, Soon-Jyh
PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 111 - 116
[39] A low-cost diagnosis methodology for pipelined A/D converters
Huang, CH
Lee, KJ
Chang, SJ
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 296 - 301
[40] A deterministic digital calibration technique for pipelined ADCs using a non-nested algorithm
Ramamurthy, Chinmaye
Padma, Surya
Parikh, Chetan
Sen, Subhajit
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (03) : 557 - 568

← 1 2 3 4 5 →