Fast Nonlinear Deterministic Calibration of Pipelined A/D Converters

被引：0

作者：

Oshima, Takashi ^{[1
]}

Takahashi, Tomorni ^{[1
]}

Yarnawaki, Taizo ^{[1
]}

Tsang, Cheonguyen ^{[2
]}

Stepanovic, Dusan ^{[2
]}

Nikolic, Borivoje ^{[2
]}

机构：

[1] Hitachi Ltd, Cent Res Lab, 1-280 Higashi Koigakubo, Kokubunji, Tokyo 1858601, Japan

[2] Univ Calif Berkeley, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

Pipelined ADC; digital calibration; convergence time; MDAC; redundancy;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The high-speed and high-resolution ADC is a key enabler for many future wireless communications systems. The digital background calibration technique can be used to reduce the total power consumption by enhancing the linearity without using high-gain amplifiers. One of the main practical constraints in the wireless applications is a short time available for calibration. This paper proposes a novel fast calibration method of pipelined ADCs, suitable for wireless communications applications, where a sufficiently high resolution can be achieved without requiring any calibration period.

引用

页码：914 / +

页数：2

共 50 条

[21] A fast combination calibration of foreground and background for pipelined ADCs
孙可旭
何乐年
半导体学报, 2012, (06) : 84 - 94
[22] A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC
Wang Yu
Yang Haigang
Cheng Xin
Liu Fei
Yin Tao
Journal of Electronics(China), 2012, 29 (05) : 445 - 450
[23] Mixed-signal calibration of pipelined analog-digital converters
Sonkusale, S
Van der Spiegel, J
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 327 - 330
[24] Deterministic Digital Calibration of 1.5 bits/stage Pipelined ADCs by Direct Extraction of Calibration Coefficients
Ramamurthy, Chinmaye
Parikh, Chetan D.
Sen, Subhajit
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 29 - 34
[25] Digital cancellation of D/A converter noise in pipelined A/D converters
Galton, I
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (03): : 185 - 196
[26] Digital background calibration technique for pipelined analog-to-digital converters
Liu, HC
Lee, ZM
Wu, JT
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 881 - 884
[27] A fast combination calibration of foreground and background for pipelined ADCs
Sun Kexu
He Lenian
JOURNAL OF SEMICONDUCTORS, 2012, 33 (06)
[28] SWITCHED-CAPACITOR PIPELINED LOGARITHMIC A/D AND D/A CONVERTERS
CHENG, MH
HUANG, TC
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (06): : 714 - 716
[29] An analogue self-calibration technique for high-resolution video-rate pipelined A/D converters
Goes, J
Vital, JC
Franca, JE
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 740 - 743
[30] A method to reduce power consumption in pipelined A/D converters
Chiaburu, L
Signell, S
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 845 - 848

← 1 2 3 4 5 →