On the Design of energy-Efficient I/O Circuits for Interposer-based 2.5D System-in-Package

被引：0
|
作者：
Lee, M. [1 ]
Kim, J. [1 ]
Singh, A. [1 ]
Torun, H. M. [1 ]
Swaminathan, M. [1 ]
Lim, S. [1 ]
Mukhopadhyay, S. [1 ]
机构：
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：3
相关论文
共 50 条
  • [21] Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer
    Ren Xiaoli
    Pang Cheng
    Qin Zheng
    Ping Ye
    Jiang Feng
    Xue Kai
    Liu Haiyan
    Yu Daquan
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (04)
  • [22] Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Torun, Hakki Mert
    Dolatsara, Majid Ahadi
    Swaminathan, Madhavan
    Krishna, Tushar
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 605 - 616
  • [23] Imitation chip design based on TSV 2.5D package
    Gao Nayan
    Cao Yuyuan
    Zhu Yuan
    Ming Xuefei
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [24] Boundary scan based interconnect testing design for silicon interposer in 2.5D ICs
    Deng, Libao
    Sun, Ning
    Fu, Ning
    INTEGRATION-THE VLSI JOURNAL, 2020, 72 : 171 - 182
  • [25] Process Development of Fan-Out interposer with Multi-layer RDL for 2.5D System in Package
    Hsiang-Yao, Hsiao
    Wee, David Ho Soon
    Lim, Simon Siak Boon
    Chong, Ser Choong
    Lim, Sharon P. S.
    Chong, Chai Tai
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 406 - 410
  • [26] Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse
    Kim, Jinwoo
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Kwon, Hyoukjun
    Chekuri, Venkata Chaitanya Krishna
    Rahman, Nael Mizanur
    Dasari, Nihar
    Singh, Arvind
    Lee, Minah
    Torun, Hakki Mert
    Roy, Kallol
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Krishna, Tushar
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2424 - 2437
  • [27] High-Speed and Low-Power 2.5D I/O Circuits for Memory-logic-integration by Through-Silicon Interposer
    Wang, Jiacheng
    Ma, Shunli
    Manoj, Sai P. D.
    Yu, Mingbin
    Weeraseker, Roshan
    Yu, Hao
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [28] Active Through-Silicon Interposer Based 2.5D IC Design, Fabrication, Assembly and Test
    Jayabalan, Jayasanker
    Chidambaram, Vivek
    Siang, Sharon Lim Pei
    Wang Xiangyu
    Chinq, Jong Ming
    Bhattacharya, Surya
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 587 - 593
  • [29] Design Flow for Active Interposer-Based 2.5-D ICs and Study of RISC-V Architecture With Secure NoC
    Park, Heechun
    Kim, Jinwoo
    Chekuri, Venkata Chaitanya Krishna
    Dolatsara, Majid Ahadi
    Nabeel, Mohammed
    Bojesomo, Alabi
    Patnaik, Satwik
    Sinanoglu, Ozgur
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Knechtel, Johann
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (12): : 2047 - 2060
  • [30] Deep Reinforcement Learning-Based Optimal Decoupling Capacitor Design Method for Silicon Interposer-Based 2.5-D/3-D ICs
    Park, Hyunwook
    Kim, Seongguk
    Kim, Youngwoo
    Kim, Joungho
    Park, Junyong
    Kim, Subin
    Cho, Kyungjun
    Lho, Daehwan
    Jeong, Seungtaek
    Park, Shinyoung
    Park, Gapyeol
    Sim, Boogyo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (03): : 467 - 478
12345