共 50 条
- [41] System and Circuit Level Power Modeling of Energy-Efficient 3D-Stacked Wide I/O DRAMs DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 236 - 241
- [45] CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits Arabian Journal for Science and Engineering, 2013, 38 : 3367 - 3382
- [47] Power Distribution Network (PDN) Design and Analysis of A Single and. Double-Sided High Bandwidth Memory (HBM) Interposer for 2.5D Terabtye/s Bandwidth System 2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016,
- [48] A SYSTEM LEVEL ENERGY-EFFICIENT WIRELESS COMMUNICATION SYSTEM DESIGN BASED ON CROSS-LAYER OPTIMIZATION 2011 INTERNATIONAL CONFERENCE ON INSTRUMENTATION, MEASUREMENT, CIRCUITS AND SYSTEMS (ICIMCS 2011), VOL 2: FUTURE COMMUNICATION AND NETWORKING, 2011, : 341 - 346