Process Development of Fan-Out interposer with Multi-layer RDL for 2.5D System in Package

被引:0
|
作者
Hsiang-Yao, Hsiao [1 ]
Wee, David Ho Soon [1 ]
Lim, Simon Siak Boon [1 ]
Chong, Ser Choong [1 ]
Lim, Sharon P. S. [1 ]
Chong, Chai Tai [1 ]
机构
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way,08-02 Innovis Tower, Singapore 138634, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the fabrication process flow and results of a Fan out interposer for 2.5D system in package were presented. The Fan-out interposer can replace conventional through silicon interposer with reduction in both package size and cost. Fan-out interposer package has a 30 x 25 mm(2) package size which includes four layers of redistribution layers (RDLs) and 200 mu m thick epoxy mold support and Cu pillars through Mold Interconnections (TMIs). High density, fine pitch Cu RDL was used to provide connection to the large number of channels between an ASIC and two high bandwidth memory chips. RDL-first integration flow was used to fabricate the fan-out interposer using a laser de-bonding technique. The fan-out interposer fabrication process and the assembly process of chips and board assembly were demonstrated.
引用
收藏
页码:406 / 410
页数:5
相关论文
共 41 条
  • [1] Package Design Optimization of the Fan-out Interposer System
    Kim, Sang Kyu
    Park, Sangwook
    Cha, Seung Yong
    Jung, Sang Nam
    Kim, Gyongbum
    Oh, Dan
    Kim, Joonsung
    Kim, Sang-Uk
    Lee, Seok Won
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 22 - 27
  • [2] Evaluation Of Fine-Pitch Routing Capabilities Of Advanced Dielectric Materials For High Speed Panel-RDL In 2.5D Interposer And Fan-Out Packages
    Dwarakanath, Shreya
    Raj, Pulugurtha Markondeya
    Agarwal, Amit
    Okamoto, Daichi
    Kubo, Atsushi
    Liu, Fuhan
    Kathaperumal, Mohan
    Tummala, Rao R.
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 718 - 725
  • [3] SLIM™, High Density Wafer Level Fan-out Package Development with Submicron RDL
    Kim, YoungRae
    Bae, JaeHun
    Chang, MinHwa
    Jo, AhRa
    Kim, Ji Hyun
    Park, SangEun
    Hiner, David
    Kelly, Michael
    Do, WonChul
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 8 - 13
  • [4] Si interposer with multiple cavities for 3D stacked fan-out package
    Hu, Xinxin
    Luo, Rongfeng
    Shen, Zhen
    Cai, Han
    Yan, Jun
    Gong, Dan
    Ma, Shenglin
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1406 - 1410
  • [5] Warpage and RDL Stress Analysis in Large Fan-Out Package with Multi-Chiplet Integration
    Wong, Jen-Hsien
    Wu, NanYi
    Lai, Wei-Hong
    Chen, Dao-Long
    Chen, Tang-Yuan
    Chen, Chung-Hao
    Wu, Yi-Hsien
    Chang, Yung-shun
    Kao, Chin-Li
    Tarng, David
    Lee, Teck Chong
    Hung, C. P.
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1074 - 1079
  • [6] Process Development of Moldable Underfill on Fine Pitch RDL 1st Fan-out Wafer Level Package
    Lim, Simon Siak Boon
    Ding, Mian Zhi
    Chong, Ser Choong
    Lim, Sharon Pei Siang
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [7] Development of High Density Fan Out Wafer Level Package (HD FOWLP) With Multi-layer Fine Pitch RDL for Mobile Applications
    Rao, Vempati Srinivasa
    Chong, Chai Tai
    Ho, David
    Zhi, Ding Mian
    Choong, Chong Ser
    Lim, Sharon P. S.
    Ismael, Daniel
    Liang, Ye Yong
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1522 - 1529
  • [8] Molding Process Development for High Density I/Os Fan-Out Wafer Level Package (FOWLP) with Fine Pitch RDL
    Ding, Mian Zhi
    Chong, Ser Choong
    Ho, David Soon Wee
    Lim, Sharon Pei Siang
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 13 - 18
  • [9] A Dual-Chip Heterogeneous Packaging Power Device By 2.5D Fan-out Panel Level Packaging (2.5D FOPLP)
    Zhu, Jianfang
    Shao, Dongdong
    Ding, Kunpeng
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [10] A Comparative Study of 2.5D and Fan-out Chip on Substrate : Chip First and Chip Last
    Lai, Wei-Hong
    Yang, Penny
    Hu, Ian
    Liao, Tse-Wei
    Chen, Karen Yu
    Tarng, David
    Hung, C. P.
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 354 - 360