Process Development of Fan-Out interposer with Multi-layer RDL for 2.5D System in Package

被引:0
|
作者
Hsiang-Yao, Hsiao [1 ]
Wee, David Ho Soon [1 ]
Lim, Simon Siak Boon [1 ]
Chong, Ser Choong [1 ]
Lim, Sharon P. S. [1 ]
Chong, Chai Tai [1 ]
机构
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way,08-02 Innovis Tower, Singapore 138634, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the fabrication process flow and results of a Fan out interposer for 2.5D system in package were presented. The Fan-out interposer can replace conventional through silicon interposer with reduction in both package size and cost. Fan-out interposer package has a 30 x 25 mm(2) package size which includes four layers of redistribution layers (RDLs) and 200 mu m thick epoxy mold support and Cu pillars through Mold Interconnections (TMIs). High density, fine pitch Cu RDL was used to provide connection to the large number of channels between an ASIC and two high bandwidth memory chips. RDL-first integration flow was used to fabricate the fan-out interposer using a laser de-bonding technique. The fan-out interposer fabrication process and the assembly process of chips and board assembly were demonstrated.
引用
收藏
页码:406 / 410
页数:5
相关论文
共 41 条
  • [21] 2.5D MCM (Multi-chip Module) Technology Development for Advanced Package
    Yip, Laurene
    Tsai, James
    Lin, Rosa
    Hsu, Ian
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 778 - 782
  • [22] Next Generation Panel-Scale RDL with Ultra Small Photo Vias and Ultra-fine Embedded Trenches for Low Cost 2.5D Interposers and High Density Fan-Out WLPs
    Liu, Fuhan
    Kubo, Atsushi
    Nair, Chandrasekharan
    Ando, Tomoyuki
    Furuya, Ryuta
    Dwarakanath, Shreya
    Sundaram, Venky
    Tummala, Rao R.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1515 - 1521
  • [23] An Advanced Photosensitive Dielectric Material for High-Density RDL with Ultra-Small Photo-Vias and Ultra-Fine Line/Space in 2.5D Interposers and Fan-Out Packages
    Okamoto, Daichi
    Shibasaki, Yoko
    Shibata, Daisuke
    Hanada, Tadahiko
    Liu, Fuhan
    Sundaram, Venky
    Tummala, Rao R.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1543 - 1548
  • [24] Development of New 2.5D Package with Novel Integrated Organic Interposer Substrate with Ultra-fine Wiring and High Density Bumps
    Oi, Kiyoshi
    Otake, Satoshi
    Shimizu, Noriyoshi
    Watanabe, Shoji
    Kunimoto, Yuji
    Kurihara, Takashi
    Koyama, Toshinori
    Tanaka, Masato
    Aryasomayajula, Lavanya
    Kutlu, Zafer
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 348 - 353
  • [25] Fabrication and high-frequency characterization of low-cost fan-in/out WLP technology with RDL for 2.5D/3D heterogeneous integration
    Xu, Ji
    Sun, Ying
    Liu, Jun
    Wei, Yi-Ding
    Zhao, Wen-Sheng
    Wang, Da-Wei
    MICROELECTRONICS JOURNAL, 2022, 119
  • [26] Development of Wideband Electrically Identical Fan-Out Structure for 60 GHz Frontend Phased Array System in Package Module
    Huang, Ting-Yi
    Wu, Ruey-Beei
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1265 - 1267
  • [27] A Comparison of Polymers and Solder Alloys by Reliability Tests on Multi-layer Redistribution Lines in Fan out Wafer Level Package
    Chang, Hong-Da
    Hsiao, Jay
    Liu, Kenny
    Hsu, H. S.
    You, Andrew
    Ding, Carter
    Pagala, Soriente Joshua
    Zhu, Tammy
    Chang, Ivan
    Jiang, James
    Chang, Cheng-An
    Sun, Tommy
    Pan, George
    Kao, Nicholas
    Jiang, Jase
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 295 - 300
  • [28] Study of 3D SiP (System-in-Package) Module for Package-on-Package Application Using Multi-layer PCB Manufacturing Process
    Hu, Liulin
    Jin, Zhu
    Liao, Xuejie
    Ouyang, Yaoguo
    Dong, Jinsheng
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 109 - 112
  • [29] Development and Demonstration on Process-Oriented Warpage Simulation Methodology of Fan-Out Panel-Level Package in Multilevel Integration
    Lee, Chang-Chun
    Chang, Che-Pei
    Huang, Pei-Chen
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (12): : 2016 - 2023
  • [30] Development of planar antennas in multi-layer packages for RF-system-on-a-package applications
    Lim, K
    Obatoyinbo, A
    Davis, M
    Laskar, J
    Tummala, R
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2001, : 101 - 104