Process Development of Fan-Out interposer with Multi-layer RDL for 2.5D System in Package

被引：0
|
作者：
Hsiang-Yao, Hsiao [1 ]
Wee, David Ho Soon [1 ]
Lim, Simon Siak Boon [1 ]
Chong, Ser Choong [1 ]
Lim, Sharon P. S. [1 ]
Chong, Chai Tai [1 ]
机构：
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way,08-02 Innovis Tower, Singapore 138634, Singapore
来源：
2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the fabrication process flow and results of a Fan out interposer for 2.5D system in package were presented. The Fan-out interposer can replace conventional through silicon interposer with reduction in both package size and cost. Fan-out interposer package has a 30 x 25 mm(2) package size which includes four layers of redistribution layers (RDLs) and 200 mu m thick epoxy mold support and Cu pillars through Mold Interconnections (TMIs). High density, fine pitch Cu RDL was used to provide connection to the large number of channels between an ASIC and two high bandwidth memory chips. RDL-first integration flow was used to fabricate the fan-out interposer using a laser de-bonding technique. The fan-out interposer fabrication process and the assembly process of chips and board assembly were demonstrated.
引用
收藏
页码：406 / 410
页数：5
相关论文
共 41 条
  • [31] Development of an integrated bluetooth RF transceiver module using multi-layer system on package technology
    Chakraborty, S
    Lim, K
    Sutono, A
    Chen, E
    Yoo, S
    Obatoyinbo, A
    Laskar, J
    RAWCON 2001: IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2001, : 117 - 120
  • [32] Process Development and Reliability of Super-Size Embedded Silicon Fan-out Package with size 40mm*40mm
    Fu, Dongzhi
    Ma, Shuying
    Wang, Jiao
    Xiao, Aimo
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [33] Reliability Investigation of Ultra Fine Line, Multi-Layer Copper Routing for Fan-Out Packaging Using a Newly Designed Micro Tensile Test Method
    Woehrmann, Markus
    Keller, Aleksander
    Fritzsch, Thomas
    Schiffer, Michael
    Gollhardt, Astrid
    Walter, Hans
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 893 - 899
  • [34] A novel multi-chip stacking technology development using a flip-chip embedded interposer carrier integrated in fan-out wafer-level packaging
    Lin, Yu-Min
    Chiu, Wei-Lan
    Chen, Chao-Jung
    Ding, Hsiang-En
    Lee, Ou-Hsiang
    Lin, Ang-Ying
    Cheng, Ren-Shin
    Wu, Sheng-Tsai
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lo, Wei-Chung
    Lee, Chia-Hsin
    See, Jennifer
    Huang, Baron
    Liu, Xiao
    Hsiang, Te Pei
    Lee, Chang-Chun
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1076 - 1081
  • [35] Modeling High-Frequency and DC Path of Embedded Discrete Capacitor Connected by Double-Side Terminals with Multi-layered Organic Substrate and RDL-based Fan-out Package
    Lee, Heeseok
    Hwang, Kyojin
    Kwon, Henry
    Hwang, Jisoo
    Pak, Junso
    Choi, Ju Yeon
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 2217 - 2221
  • [36] Development of Embedded Glass Wafer Fan-Out Package With 2D Antenna Arrays for 77GHz Millimeter-wave Chip
    Yu, Tian
    Zhang, Xiaodong
    Chen, Li
    Ren, Xiaoli
    Duan, Zongming
    Yu, Daquan
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 31 - 36
  • [37] Development of Chip-to-Wafer (C2W) bonding process for High Density I/Os Fan-out Wafer Level Package (FOWLP)
    Lim, Sharon Pei-Siang
    Chong, Ser Choong
    Ding, Mian Zhi
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 435 - 440
  • [38] 2.5D Glass Panel Embedded (GPE) Packages with Better I/O Density, Performance, Cost and Reliability than Current Silicon Interposers and High-Density Fan-Out Packages
    Ravichandran, Siddharth
    Yamada, Shuhei
    Park, Giback
    Chen, Han-Wen
    Shi, Tailong
    Buch, Chintan
    Liu, Fuhan
    Smet, Vanessa
    Sundaram, Venky
    Tummala, Rao
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 625 - 630
  • [39] Embedded Silicon Fan-Out (eSiFO): A Promising Wafer Level Packaging Technology for Multi-Chip and 3D System Integration
    Ma, Shuying
    Wang, Jiao
    Zhen, Fengxia
    Xiao, Zhiyi
    Wang, Teng
    Yu, Daquan
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1493 - 1498
  • [40] Wafer Warpage Characterization of Multi-Layer Structure Composed of Diverse Passivation Layers and Re-Distribution Layers for Cost-Effective 2.5D IC Packaging Alternatives
    Liu, Cheng-Hsiang
    Chiu, Chen-Hong
    Huang, Hsiao-Chun
    Chen, Lu-Yi
    Lu, Chang-Lun
    Chen, Shih-Ching
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 524 - 530
12345