Implementation of Low Power Flash ADC By Reducing Comparators

被引：0
|
作者：
Megha, R. [1 ]
Pradeepkumar, K. A. [1 ]
机构：
[1] Amrita Vishwa Vidyapeetham, Amrita Sch Engn, Dept Elect & Commun Engn, Ettimadai, India
来源：
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP) | 2014年
关键词：
low power; flash ADC; CMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The need for a high speed and low power ADC is very essential for various applications. Flash ADCs are always the architecture choice where maximum sample rate and moderate resolution is needed. Even though flash ADC is the fastest type available it takes enormous amount of IC real estate to implement. The main disadvantage of flash ADC is that it need large area and dissipate large amount of power. To overcome this complexity number of comparators are reducing by using multiplexers. Here the multiplexers are used to generate reference voltages. A 4-bit CMOS based flash ADC is presenting, which uses reduced comparator and multiplexer based architecture. Here both the analog and the digital parts of the proposed ADC are completely modified. This architecture uses only 4 comparators for a 4 bit ADC. This 4-bit ADC is designed and simulated in Hspice with 1.2 V supply voltage.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] Ultra Low Power Flash ADC for UWB Transceiver Applications
    Masoumi, Mohammad
    Markert, Erik
    Heinkel, Ulrich
    Gielen, Georges
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 41 - +
  • [22] Design and Implementation of a Low Power Successive Approximation ADC
    Huang, Xin
    Xin, Xiao-ning
    Ren, Jian
    Chen, Xin-lei
    [J]. INTERNATIONAL CONFERENCE ON MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY (ICMEIT 2018), 2018, : 199 - 203
  • [23] Digitally Programmable Offset Compensation of Comparators in Flash ADCs for Hybrid ADC Architectures
    Zlochisti, Marina
    Zahrai, Seyed Alireza
    Onabajo, Marvin
    [J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [24] Analysis of Analog Comparators Using a 6-Bit Flash ADC Architecture
    Begum, Farhana
    Sarma, Smita
    Mishra, Sandeep
    Dandapat, Anup
    [J]. INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 23 - 30
  • [25] Reducing power dissipation in low voltage flash memories
    Luderman, BL
    Chang, KT
    Su, J
    Cavins, C
    [J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 305 - 308
  • [26] A High-Speed Low-Power Calibrated Flash ADC
    Chang, Hsuan-Yu
    Yang, Ching-Yuan
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2369 - 2372
  • [27] A Low Power, Programmable Bias Inverter Quantizer (BIQ) Flash ADC
    Adimulam, Mahesh Kumar
    Movva, Krishna Kumar
    Kapoor, Amit
    Srinivas, M. B.
    [J]. 2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 196 - 201
  • [28] Design of low power fault tolerant flash ADC for instrumentation applications
    Prathiba, G.
    Santhi, M.
    [J]. MICROELECTRONICS JOURNAL, 2020, 98
  • [29] GHz Class Low-Power Flash ADC for Broadband Communications
    Sexton, J.
    Tauqeer, T.
    Mohiuddin, M.
    Missous, M.
    [J]. ASDAM 2008, CONFERENCE PROCEEDINGS, 2008, : 235 - 238
  • [30] Low Power Dynamic Comparator For 4-bit Flash ADC
    Patil, Hazrat
    Raghavendra, M.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 152 - 155
12345