Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs

被引:14
|
作者
Conrad, Nathan [1 ]
Shin, SangHong
Gu, Jiangjiang
Si, Mengwei
Wu, Heng
Masuduzzaman, Muhammad
Alam, Mohammad A.
Ye, Peide D.
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
基金
美国国家科学基金会;
关键词
Gate-all-around; InGaAs; MOSFET; nanowire; NOISE; SI;
D O I
10.1109/TDMR.2013.2283854
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Furthering Si CMOS scaling requires development of high-mobility channel materials and advanced device structures to improve the electrostatic control. We demonstrate the fabrication of gate-all-around (GAA) indium gallium arsenide (InGaAs) MOSFETs with highly scaled atomic-layer-deposited gate dielectrics. InGaAs, with its high electron mobility, allows higher drive currents and other on-state performance compared to silicon. The GAA structure provides superior electrostatic control of the MOSFET channel with outstanding off-state performance. A subthreshold slope of 72 mV/dec, electron mobility of 764 cm(2)/V . s, and an on-current of 1.59 mA/mu m are demonstrated, for example. Variability studies on on-state and off-state performances caused by the number of nanowire channels are also presented.
引用
收藏
页码:489 / 496
页数:8
相关论文
共 50 条
  • [41] Dopant-Segregated Schottky Silicon-Nanowire MOSFETs With Gate-All-Around Channels
    Chin, Yoke King
    Pey, Kin-Leong
    Singh, Navab
    Lo, Guo-Qiang
    Tan, Khing Hong
    Ong, Chio-Yin
    Tan, L. H.
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 843 - 845
  • [42] NBTI and Dynamic Variability in Highly-scaled Planar and Gate-all-around MOSFETs
    Huang, Ru
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 53 - 53
  • [43] Metal-Gate Granularity-Induced Threshold Voltage Variability and Mismatch in Si Gate-All-Around Nanowire n-MOSFETs
    Nayak, Kaushik
    Agarwal, Samarth
    Bajaj, Mohit
    Oldiges, Philip J.
    Murali, Kota V. R. M.
    Rao, Valipe Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3892 - 3895
  • [44] 3-D Modeling of Fringing Gate Capacitance in Gate-all-around Cylindrical Silicon Nanowire MOSFETs
    An, TaeYoon
    Kim, SoYoung
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 256 - 259
  • [45] Comparative analysis of heavy ions and alpha particles impact on gate-all-around TFETs and gate-all-around MOSFETs
    Kumar, Pankaj
    Koley, Kalyan
    Kumar, Subindu
    MICRO AND NANOSTRUCTURES, 2024, 192
  • [46] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [47] Corner effects in double-gate/gate-all-around MOSFETs
    Hou Xiao-Yu
    Zhou Fa-Long
    Huang Ru
    Zhang Xing
    CHINESE PHYSICS, 2007, 16 (03): : 812 - 816
  • [48] TEM investigations of gate-all-around nanowire devices
    Favia, P.
    Richard, O.
    Eneman, G.
    Mertens, H.
    Arimura, H.
    Capogreco, E.
    Hikavyy, A.
    Witters, L.
    Kundu, P.
    Loo, R.
    Vancoille, E.
    Bender, H.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (12)
  • [49] Electrical performance of III-V gate-all-around nanowire transistors
    Razavi, Pedram
    Fagas, Giorgos
    APPLIED PHYSICS LETTERS, 2013, 103 (06)
  • [50] Joule Heating to Enhance the Performance of a Gate-All-Around Silicon Nanowire Transistor
    Jeon, Chang-Hoon
    Park, Jun-Young
    Seol, Myeong-Lok
    Moon, Dong-Il
    Hur, Jae
    Bae, Hagyoul
    Jeon, Seung-Bae
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2288 - 2292