Correcting multiple design errors in digital VLSI circuits

被引：0

作者：

Veneris, AG ^{[1
]}

Hajj, IN ^{[1
]}

机构：

[1] Univ Illinois, Dept Comp Sci, Chicago, IL 60680 USA

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the increase in the complexity of VLSI circuit design, logic design errors can occur during the synthesis process. In this paper we present an efficient test-vector simulation approach for multiple design error diagnosis and correction. We also compare the quality of test vector simulation and BDDs for this problem and show the competitive performance of the former. Experimental results exhibit the robustness of our approach and confirm the theoretical results.

引用

页码：31 / 34

页数：4

共 50 条

[41] Behavioral EMI models of complex digital VLSI circuits
Steinecke, T
Koehne, H
Schmidt, M
[J]. 2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 848 - 851
[42] ITERATIVE ALGORITHMS FOR CORRECTING ERRORS OF DIGITAL MEASUREMENT INSTRUMENTS
ALIEV, TM
DAMIROV, DI
SHEKIKHANOV, AM
[J]. MEASUREMENT TECHNIQUES, 1980, 23 (12) : 1061 - 1064
[43] HARDWARE ACCELERATORS FOR TIMING SIMULATION OF VLSI DIGITAL CIRCUITS
LEWIS, DM
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) : 1134 - 1149
[44] Design of low power digital VLSI circuits based on a novel Pass-transistor Logic
Song, MK
Asada, K
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (11) : 1740 - 1749
[45] Circuit design compliance checking in VLSI circuits
Lam, KN
Rusu, S
[J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 167 - 170
[46] ASPECTS OF MODELING AND DESIGN SYSTEMS FOR VLSI CIRCUITS
SMIT, J
HERRMANN, OE
[J]. SIMULATION APPLIED TO MANUFACTURING ENERGY AND ENVIRONMENTAL STUDIES AND ELECTRONICS AND COMPUTER ENGINEERING, 1989, : 257 - 264
[47] AN INTEGRATED DESIGN AUTOMATION SYSTEM FOR VLSI CIRCUITS
KARATSU, O
HOSHINO, T
ENDO, M
KITAZAWA, H
ADACHI, T
UEDA, K
[J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05): : 17 - 26
[48] COMPUTER-AIDED-DESIGN FOR VLSI CIRCUITS
NEWTON, AR
SANGIOVANNIVINCENTELLI, AL
[J]. COMPUTER, 1986, 19 (04) : 38 - 60
[49] A design reliability methodology for CMOS VLSI circuits
Oshiro, L
Radojcic, R
[J]. 1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
[50] COMPUTER-AIDED-DESIGN OF VLSI CIRCUITS
NEWTON, AR
[J]. PROCEEDINGS OF THE IEEE, 1981, 69 (10) : 1189 - 1199

← 1 2 3 4 5 →