Correcting multiple design errors in digital VLSI circuits

被引：0

作者：

Veneris, AG ^{[1
]}

Hajj, IN ^{[1
]}

机构：

[1] Univ Illinois, Dept Comp Sci, Chicago, IL 60680 USA

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the increase in the complexity of VLSI circuit design, logic design errors can occur during the synthesis process. In this paper we present an efficient test-vector simulation approach for multiple design error diagnosis and correction. We also compare the quality of test vector simulation and BDDs for this problem and show the competitive performance of the former. Experimental results exhibit the robustness of our approach and confirm the theoretical results.

引用

页码：31 / 34

页数：4

共 50 条

[31] ARE VLSI CIRCUITS TOO HARD TO DESIGN
ROBINSON, AL
[J]. TECHNOLOGY REVIEW, 1981, 83 (03): : 53 - 54
[32] A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation
Santosh Biswas
Siddhartha Mukhopadhyay
Amit Patra
[J]. Journal of Electronic Testing, 2005, 21 : 503 - 537
[33] A formal approach to on-line monitoring of digital VLSI circuits: Theory, design and implementation
Biswas, S
Mukhopadhyay, S
Patra, A
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (05): : 503 - 537
[34] DESIGN OF A MULTIPLE-VALUED VLSI PROCESSOR FOR DIGITAL-CONTROL
SHIMABUKURO, K
KAMEYAMA, M
HIGUCHI, T
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (05) : 709 - 717
[35] A New Method for Correcting Time and Soft Errors in Combinational Circuits
Sogomonyan, Egor S.
Weidling, Stefan
Goessel, Michael
[J]. PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 283 - 286
[36] Correcting errors in short reads by multiple alignments
Salmela, Leena
Schroeder, Jan
[J]. BIOINFORMATICS, 2011, 27 (11) : 1455 - 1461
[37] Estimation of maximum switching activity in digital VLSI circuits
Bobba, S
Hajj, IN
[J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1130 - 1133
[38] ARCHITECTURES FOR VLSI CIRCUITS IN DIGITAL SIGNAL-PROCESSING
LACROIX, A
[J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 225 - 227
[39] Behavioral EMI models of complex digital VLSI circuits
Steinecke, T
Koehne, H
Schmidt, M
[J]. MICROELECTRONICS JOURNAL, 2004, 35 (06) : 547 - 555
[40] VLSI CIRCUITS FOR ADAPTIVE DIGITAL BEAMFORMING IN ULTRASOUND IMAGING
KARAMAN, M
ATALAR, A
KOYMEN, H
[J]. IEEE TRANSACTIONS ON MEDICAL IMAGING, 1993, 12 (04) : 711 - 720

← 1 2 3 4 5 →