The impact of postbreakdown gate leakage on MOSFET RF performances

被引：18

作者：

Pantisano, L ^{[1
]}

Cheung, KP

机构：

[1] IMEC, Louvain, Belgium

[2] Rutgers State Univ, Dept Elect & Comp Engn, Piscataway, NJ 08854 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2001年 / 22卷 / 12期

关键词：

high frequency; MOSFET; oxide breakdown; reliability;

D O I：

10.1109/55.974585

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

When the gate-oxide of a MOSFET breaks down, a leakage path is created between channel and gate. In this work, we demonstrate that a simple leakage current increase model can predict the impact of gate-oxide breakdown on MOSFET performance from de to microwave frequency. We show that severe reduction in RF performance due to input/output mismatch and a gain reduction can result from gate-oxide breakdown.

引用

页码：585 / 587

页数：3

共 50 条

[31] Quantum mechanical modeling of MOSFET gate leakage for high-k gate dielectrics
Wu, Huixian
Zhao, Yijie Sandy
White, Marvin H.
SOLID-STATE ELECTRONICS, 2006, 50 (06) : 1164 - 1169
[32] Impact of Doping Density on Junctionless Gate Stack FD-SOI MOSFET for Analog/RF Application
Singh, Jyotsana
Yadava, Narendra
Chauhan, R. K.
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
[33] Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET
Pradhan, K. P.
Mohapatra, S. K.
Sahu, P. K.
Behera, D. K.
MICROELECTRONICS JOURNAL, 2014, 45 (02) : 144 - 151
[34] Design optimization of stacked gate oxides with easy evaluation of gate leakage in deep submicron MOSFET
Zhang, Jinlong
Yuan, Jiann S.
Ma, Yi
Oates, Anthony S.
Annual Device Research Conference Digest, 2000, : 69 - 70
[35] Modeling of the gate leakage current reduction in MOSFET with ultra-thin nitrided gate oxide
Yang, CW
Fang, YK
Ting, SF
Chen, CH
Wang, WD
Lin, TY
Wang, MF
Yu, MC
Chen, CL
Yao, LG
Chen, SC
Yu, CH
Liang, MS
SOLID-STATE ELECTRONICS, 2003, 47 (04) : 751 - 754
[36] Gate leakage behavior of source/drain-to-gate non-overlapped MOSFET structure
Rana, Ashwani K.
Chand, Narottam
Kapoor, Vinod
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2011, 10 (1-2) : 222 - 228
[37] Gate leakage behavior of source/drain-to-gate non-overlapped MOSFET structure
Ashwani K. Rana
Narottam Chand
Vinod Kapoor
Journal of Computational Electronics, 2011, 10 : 222 - 228
[38] Impact of the gate stack on the electrical performances of 3D Multi-Channel MOSFET (MCFET) on SOI
Bernard, E.
Ernst, T.
Guillaumot, B.
Vulliet, N.
Garros, X.
Maffmi-Alvaro, V.
Andrieu, F.
Barral, V.
Allain, F.
Toffoli, A.
Vidal, V.
Delaye, V.
Vizioz, C.
Campidelli, Y.
Kermarrec, O.
Hartmann, J. M.
Borel, S.
Faynot, O.
Souifi, A.
Coronel, P.
Skotnicki, T.
Deleonibus, S.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 147 - +
[39] Impact of the gate stack on the electrical performances of 3D multi-channel MOSFET (MCFET) on SOI
Bernard, Emilie
Ernst, T.
Guillaumot, B.
Vulliet, N.
Garros, X.
Maffini-Alvaro, V.
Coronel, P.
Skotnicki, T.
Deleonibus, S.
SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1297 - 1302
[40] Impact of Gate Underlap Design on Analog and RF Performance for 20nm Tri-Material Double Gate(TMDG) MOSFET
Rahman, Md. Sazzadur
Ahmed, Nabil
PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1059 - 1064

← 1 2 3 4 5 →