The impact of postbreakdown gate leakage on MOSFET RF performances

被引：18

作者：

Pantisano, L ^{[1
]}

Cheung, KP

机构：

[1] IMEC, Louvain, Belgium

[2] Rutgers State Univ, Dept Elect & Comp Engn, Piscataway, NJ 08854 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2001年 / 22卷 / 12期

关键词：

high frequency; MOSFET; oxide breakdown; reliability;

D O I：

10.1109/55.974585

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

When the gate-oxide of a MOSFET breaks down, a leakage path is created between channel and gate. In this work, we demonstrate that a simple leakage current increase model can predict the impact of gate-oxide breakdown on MOSFET performance from de to microwave frequency. We show that severe reduction in RF performance due to input/output mismatch and a gain reduction can result from gate-oxide breakdown.

引用

页码：585 / 587

页数：3

共 50 条

[21] Temperature effect on gate leakage currents in gate dielectric films of GaAs MOSFET
Wu, JY
Sze, PW
Wang, YH
Houng, MP
SOLID-STATE ELECTRONICS, 2001, 45 (12) : 1999 - 2003
[22] Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch
Srivastava, Viranjay M.
Yadav, K. S.
Singh, G.
MICROELECTRONICS JOURNAL, 2011, 42 (03) : 527 - 534
[23] Gate Leakage Current Accurate Models for Nanoscale MOSFET Transistors
Rjoub, Abdoul
Al Taradeh, Nedal
Al-Mistarihi, Mamoun F.
2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
[24] SELF-HEATING AND GATE LEAKAGE CURRENT IN A GUARDED MOSFET
NEGRO, VC
PANNONE, L
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (03): : 342 - +
[25] Gate Leakage Power Analysis for a Nanoscale N-MOSFET
Kumar, Ashwani
Dasgupta, S.
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2008, 5 (11) : 2180 - 2185
[26] MINIMIZATION OF MOSFET GATE LEAKAGE CURRENT IN BUFFER AMPLIFIER CIRCUITS
BARKER, RWJ
HART, BL
PROCEEDINGS OF THE IEEE, 1969, 57 (10) : 1766 - +
[27] DC and RF performances of InAs FinFET and GAA MOSFET on insulator
Cheng, Qi
Shariar, Kazy
Khandelwal, Sourabh
Zeng, Yuping
SOLID-STATE ELECTRONICS, 2019, 158 : 11 - 15
[28] Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technology
Chen, Jung-Sheng
Ker, Ming-Dou
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 664 - +
[29] Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS Technology
Chen, Jung-Sheng
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1774 - 1779
[30] Automatic parameter extraction technique for gate leakage current modeling in double gate MOSFET
Darbandy, Ghader
Gneiting, Thomas
Alius, Heidrun
Alvarado, Joaquin
Cerdeira, Antonio
Iniguez, Benjamin
SOLID-STATE ELECTRONICS, 2013, 89 : 111 - 115

← 1 2 3 4 5 →