Impact of Doping Density on Junctionless Gate Stack FD-SOI MOSFET for Analog/RF Application

被引:2
|
作者
Singh, Jyotsana [1 ]
Yadava, Narendra [1 ]
Chauhan, R. K. [1 ]
机构
[1] Madan Mohan Malaviya Univ Technol, Dept Elect & Commun Engn, Gorakhpur 273010, Uttar Pradesh, India
关键词
High-k; Analog and RF FOMs DDL-GSJL; HDSD-GSJL; FD-SOI; MOSFET;
D O I
10.1109/i2ct45611.2019.9033758
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper examine the impact of Double Doped Layer Gate Stack Junctionless (DDL-GSJL) MOSFET and Highly Doped Source Drain Gate Stack Junctionless (HDSD-GSJL) MOSFET. We compare the performance of proposed MOSFET, with uniformly doped conventional junctionless MOSFET. The proposed MOSFET has no pn junction, only n-type non-uniform doping is used. Non-uniform doping is distributed in a horizontal and vertical manner. A high-k material (Si3N4) is used as gate stack to control the leakage current and increase the I-ON/IOFF. This paper present analog and RF figure of merits (FOM). In the paper major FOMs, output conductance (g(d)), transconductance (g(m)), cut-off frequency (f(T)), transconductance frequency product (TFP) is analyzed. The simulated results reflect that HDSD-GSJL MOSFET exhibit high transconductance, high cut-off frequency and high transconductance frequency product. The structure is designed and analyzed using ATLAS 2D TCAD tools.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Characterization of RF Noise in UTBB FD-SOI MOSFET
    Kushwaha, Pragya
    Dasgupta, Avirup
    Sahu, Yogendra
    Khandelwal, Sourabh
    Hu, Chenming
    Chauhan, Yogesh Singh
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2016, 4 (06): : 379 - 386
  • [2] Impact of Gate Stack Configuration onto the RF/Analog Performance of ISE MOSFET
    Kaur, Ravneet
    Chaujar, Rishu
    Saxena, Manoj
    Gupta, R. S.
    INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN MICROWAVE THEORY AND APPLICATIONS, PROCEEDINGS, 2008, : 686 - +
  • [3] Implementation of Boolean Logic Functions Through Double Gate FD-SOI MOSFET
    Ansari, Md. Hasan Raza
    El-Atab, Nazek
    IEEE ACCESS, 2024, 12 : 128810 - 128815
  • [4] Impact of Lateral Straggle on the Analog/RF Performance of Asymmetric Gate Stack Double Gate MOSFET
    Sivaram, Gollamudi Sai
    Chakraborty, Shramana
    Das, Rahul
    Dasgupta, Arpan
    Kundu, Atanu
    Sarkar, Chandan K.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 477 - 488
  • [5] Study of DC and Analog/RF Performances Analysis of Short Channel Surrounded Gate Junctionless Graded Channel Gate Stack MOSFET
    Sarita Misra
    Sudhansu Mohan Biswal
    Biswajit Baral
    Sudhansu Kumar Pati
    Transactions on Electrical and Electronic Materials, 2023, 24 : 346 - 355
  • [6] Study of DC and Analog/RF Performances Analysis of Short Channel Surrounded Gate Junctionless Graded Channel Gate Stack MOSFET
    Misra, Sarita
    Biswal, Sudhansu Mohan
    Baral, Biswajit
    Pati, Sudhansu Kumar
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (04) : 346 - 355
  • [7] FD-SOI integration solutions for analog, RF and Millimeter-wave Applications
    Cathelin, Andreia
    ESSCIRC 2018 - IEEE 44TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2018, : 215 - 215
  • [8] FD-SOI integration solutions for analog, RF and Millimeter-wave Applications
    Cathelin, Andreia
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 155 - 155
  • [9] RF/Analog and Mixed-Signal Desing Techniques in FD-SOI Technology
    Cathelin, Andreia
    2017 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2017,
  • [10] Back-Gate Lumped Resistance Effect on AC Characteristics of FD-SOI MOSFET
    Vanbrabant, Martin
    Nyssens, Lucas
    Kilchytska, Valeriya
    Raskin, Jean-Pierre
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (06) : 704 - 707