Impact of dual-k spacer on analog performance of underlap FinFET

被引:32
|
作者
Nandi, Ashutosh [1 ]
Saxena, Ashok K. [1 ]
Dasgupta, S. [1 ]
机构
[1] Indian Inst Technol Roorkee, Dept Elect & Comp Engn, Roorkee 247667, Uttarakhand, India
关键词
Short channel effect (SCE); Dual-k spacer; Figures of merit (FOM); Electrostatic integrity (EI); Intrinsic gain; Cutoff frequency; GATE; DESIGN; TRANSISTORS; EXTENSION; CIRCUITS; DEVICE; RF;
D O I
10.1016/j.mejo.2012.06.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multigate structures have better short channel control than conventional bulk devices due to increased gate electrostatic control. FinFET is a promising candidate among multigate structures due to its ease of manufacturability. The RF performance of FinFET is affected by gate controlled parameters such as transconductance, output conductance and total gate capacitance. In this paper we have used dual-k spacers in underlap FinFETs to improve the gate electrostatic integrity. The inner high-k spacer helps in better screening out the gate sidewall fringing fields, thereby, increasing transconductance and reducing output conductance with increase in total gate capacitance. At 16 nm gate lengths, we have observed that, the intrinsic gain of dual-k spacer based FinFET can be increased by more than 100% (>6 dB) without affecting cutoff frequency and maximum oscillation frequency, as compared to conventional single spacer based FinFET. Improvement in cutoff frequency by 11% and maximum oscillation frequency by 5% can be achieved, when the gate lengths are scaled down to 12 nm, in addition to 2.75 times (8.8 dB) increase in intrinsic gain. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:883 / 887
页数:5
相关论文
共 50 条
  • [21] Potential Benefits of Graded Channel Dopingless Transistor with Source side Dual-k Spacer to Upgrade Analog/RF Performance
    Rani, Pooja
    Meena, Shweta
    [J]. PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [22] Low Leakage Current Symmetrical Dual-k 7 nm Trigate Bulk Underlap FinFET for Ultra Low Power Applications
    Badran, Mahmoud S.
    Issa, Hanady Hussein
    Eisa, Saleh M.
    Ragai, Hani Fikry
    [J]. IEEE ACCESS, 2019, 7 : 17256 - 17262
  • [23] Investigation and analysis of dual-k spacer with different materials and spacer lengths for nanowire-FET performance
    Ko, Hyungwoo
    Kim, Jongsu
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. SOLID-STATE ELECTRONICS, 2017, 136 : 68 - 74
  • [24] Junctionless-accumulation-mode stacked gate GAA FinFET with dual-k spacer for reliable RFIC design
    Kumar, Bhavya
    Sharma, Megha
    Chaujar, Rishu
    [J]. MICROELECTRONICS JOURNAL, 2023, 139
  • [25] Statistical Variability and Sensitivity Analysis of Dual-k Spacer FinFET Device-Circuit Co-Design
    Pal, Pankaj Kumar
    Verma, Shivam
    Kaushik, B. K.
    Dasgupta, S.
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 190 - 193
  • [26] Temperature dependency of double material gate oxide (DMGO) symmetric dual-k spacer (SDS) wavy FinFET
    Pradhan, K. P.
    Priyanka
    Sahu, P. K.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 89 : 355 - 361
  • [27] Analog/RF performance of source-side only dual-k sidewall spacer trigate junctionless transistor with parametric variations
    Saini, Gaurav
    Choudhary, Sudhanshu
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 757 - 766
  • [28] Electrical Characteristics of 14nm SiC-3C Channel SOI FinFET with Dual-k Spacer
    Kaur, Naveet
    Rattan, Munish
    Gill, Sandeep Singh
    [J]. 2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,
  • [29] High-Performance and Robust SRAM Cell Based on Asymmetric Dual-k Spacer FinFETs
    Pal, Pankaj Kumar
    Kaushik, Brajesh Kumar
    Dasgupta, Sudeb
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) : 3371 - 3377
  • [30] Enhancing Low Temperature Analog Performance of Underlap FinFET at Scaled Gate Lengths
    Nandi, Ashutosh
    Saxena, Ashok K.
    Dasgupta, Sudeb
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3619 - 3624