Impact of dual-k spacer on analog performance of underlap FinFET

被引:32
|
作者
Nandi, Ashutosh [1 ]
Saxena, Ashok K. [1 ]
Dasgupta, S. [1 ]
机构
[1] Indian Inst Technol Roorkee, Dept Elect & Comp Engn, Roorkee 247667, Uttarakhand, India
关键词
Short channel effect (SCE); Dual-k spacer; Figures of merit (FOM); Electrostatic integrity (EI); Intrinsic gain; Cutoff frequency; GATE; DESIGN; TRANSISTORS; EXTENSION; CIRCUITS; DEVICE; RF;
D O I
10.1016/j.mejo.2012.06.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multigate structures have better short channel control than conventional bulk devices due to increased gate electrostatic control. FinFET is a promising candidate among multigate structures due to its ease of manufacturability. The RF performance of FinFET is affected by gate controlled parameters such as transconductance, output conductance and total gate capacitance. In this paper we have used dual-k spacers in underlap FinFETs to improve the gate electrostatic integrity. The inner high-k spacer helps in better screening out the gate sidewall fringing fields, thereby, increasing transconductance and reducing output conductance with increase in total gate capacitance. At 16 nm gate lengths, we have observed that, the intrinsic gain of dual-k spacer based FinFET can be increased by more than 100% (>6 dB) without affecting cutoff frequency and maximum oscillation frequency, as compared to conventional single spacer based FinFET. Improvement in cutoff frequency by 11% and maximum oscillation frequency by 5% can be achieved, when the gate lengths are scaled down to 12 nm, in addition to 2.75 times (8.8 dB) increase in intrinsic gain. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:883 / 887
页数:5
相关论文
共 50 条
  • [31] Pros and cons of symmetrical dual-k spacer technology in hybrid FinFETs
    Pradhan, K. P.
    Andrade, M. G. C.
    Sahu, P. K.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 335 - 341
  • [32] Comparison of dual-k spacer and single-k spacer for single NWFET and 3-stack NWFET
    Ko, Hyungwoo
    Kim, Jongsu
    Kim, Minsoo
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. SOLID-STATE ELECTRONICS, 2018, 140 : 64 - 68
  • [33] Dual-k Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs
    Virani, Hasanali G.
    Adari, Rama Bhadra Rao
    Kottantharayil, Anil
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2410 - 2417
  • [34] Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor
    Pradhan, Kumar Prasannajit
    Sahu, Kumar Prasannajit
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (05) : 441 - 447
  • [35] Investigation of asymmetric high-k underlap spacer (AHUS) hybrid FinFET from temperature perspective
    K. P. Pradhan
    P. K. Priyanka
    [J]. Microsystem Technologies, 2017, 23 : 2921 - 2926
  • [36] Investigation of asymmetric high-k underlap spacer (AHUS) hybrid FinFET from temperature perspective
    Pradhan, K. P.
    Priyanka
    Sahu, P. K.
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (07): : 2921 - 2926
  • [37] Investigation of Symmetric Dual-k Spacer Trigate FinFETs From Delay Perspective
    Pal, Pankaj Kumar
    Kaushik, Brajesh Kumar
    Dasgupta, Sudeb
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3579 - 3585
  • [38] Impact of High-k Spacer on Device Performance of Nanoscale Underlap Fully Depleted SOI MOSFET
    Sharma, Rajneesh
    Rathore, Rituraj S.
    Rana, Ashwani K.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)
  • [39] Analytical capacitance model for 14 nm Fin FET considering dual-k spacer
    郑芳林
    刘程晟
    任佳琪
    石艳玲
    孙亚宾
    李小进
    [J]. Chinese Physics B, 2017, 26 (07) : 342 - 349
  • [40] Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High-k Spacer for Low Power Applications
    Koley, Kalyan
    Dutta, Arka
    Syamal, Binit
    Saha, Samar K.
    Sarkar, Chandan Kumar
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 63 - 69