Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High-k Spacer for Low Power Applications

被引:52
|
作者
Koley, Kalyan [1 ]
Dutta, Arka [1 ]
Syamal, Binit [2 ]
Saha, Samar K. [3 ]
Sarkar, Chandan Kumar [1 ]
机构
[1] Jadavpur Univ, Nano Device Simulat Lab, Dept Elect & Telecommun Engn, Kolkata 700032, India
[2] Jadavpur Univ, Kolkata 700032, India
[3] SuVolta Inc, Los Gatos, CA 95032 USA
关键词
Fringing capacitance; gate-to-source/drain resistances; spacer; subthreshold analog; symmetric underlap DG FET; FRINGE CAPACITANCE; CMOS DEVICES; GATE; FINFETS; OPTIMIZATION; CIRCUITS; DESIGN; DGMOS;
D O I
10.1109/TED.2012.2226724
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic study of the subthreshold analog/RF performance for underlap double gate (UDG) NMOSFETs using high dielectric constant (k) spacers. The conventional UDG-NMOSFETs offer reduced short-channel effects along with improved subthreshold analog/RF performance at a cost of higher distributed channel resistance and low on current. In this paper, we show that these drawbacks can be alleviated effectively by using high-k spacers without any severe degradation in the subthreshold analog/RF performance. In order to show the improvement in the device performance, we have studied the effect of high-k spacers on different subthreshold analog figures of merit such as the transconductance, transconductance generation factor, output resistance, and the intrinsic gain for different values of k. Moreover, we have analyzed the RF performance as a function of intrinsic capacitance and resistance, transport delay, inductance, cutoff frequency, and the maximum oscillation frequency. In order to assess the gain bandwidth (GBW) product, the circuit implementation of the UDG-NMOSFETs with different high-k spacers was performed on a common source amplifier. Our results show an improvement in the GBW of about 38% for the devices with high-k spacers compared to its low-k counterpart.
引用
下载
收藏
页码:63 / 69
页数:7
相关论文
共 50 条
  • [1] Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions
    Koley, Kalyan
    Syamal, Binit
    Kundu, Atanu
    Mohankumar, N.
    Sarkar, C. K.
    MICROELECTRONICS RELIABILITY, 2012, 52 (11) : 2572 - 2578
  • [2] Analog/RF and Power Performance Analysis of an Underlap DG AlGaN/GaN Based High-K Dielectric MOS-HEMT
    Akash Roy
    Rajrup Mitra
    Arnab Mondal
    Atanu Kundu
    Silicon, 2022, 14 : 2211 - 2218
  • [3] Analog/RF and Power Performance Analysis of an Underlap DG AlGaN/GaN Based High-K Dielectric MOS-HEMT
    Roy, Akash
    Mitra, Rajrup
    Mondal, Arnab
    Kundu, Atanu
    SILICON, 2022, 14 (05) : 2211 - 2218
  • [4] Analysis of Harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer
    Dutta, Arka
    Koley, Kalyan
    Sarkar, Chandan K.
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1125 - 1132
  • [5] Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications
    Kundu, Atanu
    Dutta, Arka
    Sarkar, Chandan K.
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (04) : 509 - 516
  • [6] Analysis of high-k spacer on symmetric underlap DG-MOSFET with Gate Stack architecture
    Das, Rahul
    Chakraborty, Shramana
    Dasgupta, Arpan
    Dutta, Arka
    Kundu, Atanu
    Sarkar, Chandan K.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 386 - 396
  • [7] Analog/RF Performance Investigation of Nanoscale Gate-Underlap Single and Double Gate Silicon-On-Insulator MOSFETs with High-k Stack on Spacer
    Singh, Indra Vijay
    Alam, M. S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2015, 10 (06) : 790 - 794
  • [8] Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET
    Pradhan, K. P.
    Mohapatra, S. K.
    Sahu, P. K.
    Behera, D. K.
    MICROELECTRONICS JOURNAL, 2014, 45 (02) : 144 - 151
  • [9] Influence of channel length and high-K oxide thickness on subthreshold analog/RF performance of graded channel and gate stack DG-MOSFETs
    Swain, Sanjit Kumar
    Dutta, Arka
    Adak, Sarosij
    Pati, Sudhansu Kumar
    Sarkar, Chandan Kumar
    MICROELECTRONICS RELIABILITY, 2016, 61 : 24 - 29
  • [10] Underlap Channel UTBB MOSFETs for Low-Power Analog/RF Applications
    Kranti, A.
    Burignat, S.
    Raskin, J. -P.
    Armstrong, G. A.
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 173 - +